Electronic Components Datasheet Search
  English  ▼

X  

DSA504RT Datasheet(PDF) 47 Page - Microchip Technology

Part # DSA504RT
Description  Low-Power, Low-Jitter, Six-Output Clock Generator for Space Applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSA504RT Datasheet(HTML) 47 Page - Microchip Technology

Back Button DSA504RT Datasheet HTML 43Page - Microchip Technology DSA504RT Datasheet HTML 44Page - Microchip Technology DSA504RT Datasheet HTML 45Page - Microchip Technology DSA504RT Datasheet HTML 46Page - Microchip Technology DSA504RT Datasheet HTML 47Page - Microchip Technology DSA504RT Datasheet HTML 48Page - Microchip Technology DSA504RT Datasheet HTML 49Page - Microchip Technology DSA504RT Datasheet HTML 50Page - Microchip Technology DSA504RT Datasheet HTML 51Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 73 page
background image
DSA504RT
Register Map
 Preliminary Data Sheet
© 2025 Microchip Technology Inc. and its subsidiaries
DS50004033A - 47
Address:
Name:
Default:
Type:
0x00B9:0x00BC
fd1_ss_id_b
0x00000000
R/W
Bit Field
Function Name
Description
31:0
—
FDIV1 frequency plan B spread spectrum increment/decrement value.
Address:
Name:
Default:
Type:
0x00BD:0x00BE
fd1_ss_cnt_b
0x0000
R/W
Bit Field
Function Name
Description
15:0
—
FDIV1 frequency plan B spread spectrum count value.
Address:
Name:
Default:
Type:
0x00BF
fd1_config4
0x00
R/W
Bit Field
Function Name
Description
7
en_rem_den_b
FDIV1 frequency plan B remainder denominator enable.
0 = Disabled, use internal rem=0, den=1
1 = Enabled, use registers fd1_rem and fd1_den
6:0
gain_doff_s_b
FDIV1 frequency plan B gain offset. Signed 7-bit integer.
Address:
Name:
Default:
Type:
0x00C0
fd1_config5
0x60
R/W
Bit Field
Function Name
Description
7
fr_intg_mode_b
FDIV1 frequency plan B integer vs. fractional. Set this bit to match the
desired divide value for FDIV1.
0 = Fractional mode
1 = Integer mode
6:5
fr_pd_b
FDIV1 frequency plan B fractional divider power down control.
0 = Enable
3 = Power-down
4:0
reserved
Used to store calibration information. Please do not overwrite.
Address:
Name:
Default:
Type:
0x00C1
fd1_config6
0x00
R/W
Bit Field
Function Name
Description
7:5
reserved
—
4
enss_b
FDIV1 frequency plan B spread spectrum enable.
0 = Disabled
1 = Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com