DSA504RT datasheet(32/73 Pages) MICROCHIP

32 / 73 page

DSA504RT

Preliminary Data Sheet

DS50004033A - 32

cmos_drvp

OUT0 CMOS drive strength

0 = 1x (drive strength 0)

1 = 2x (drive strength 1)

See Table 5-7 and its notes for VOH, VOL, IOH, and IOL values.

cmos_drvn

OUT0b CMOS drive strength

0 = 1x (drive strength 0)

1 = 2x (drive strength 1)

See Table 5-7 and its notes for VOH, VOL, IOH, and IOL values.

cmos_edge_n[2]

Concatenated with cmos_edge_n[1:0] in the output0_config1 register at

0x5F:0x60.

2:0

cmos_edge_p

OUT0 CMOS edge p control

000 = minimum edge rate

001 = second smallest edge rate

…

111 = maximum edge rate

Address:

Name:

Default:

Type:

0x0062

output0_config3

0x00

R/W

Bit Field

Function Name

Description

7:5

reserved

—

pecl_lvds_res

Output buffer LVPECL and LVDS signal swing control

0 = Normal

1 = 100mV smaller

hcsl_en42ohm

Output buffer LPHCSL output impedance selector

0 = 50Ω

1 = 42Ω

ldo_en

OUT0 buffer enable LDO selector

0 = Disable

1 = Enable

en_mod18

OUT0 LVCMOS bias selector for duty cycle enhancement at 1.8V

0 = Normal duty cycle

1 = Enhancement for 1.8V

cmos_p_disable

OUT0 disable

0 = Enabled

1 = Disabled (high-impedance)

Address:

Name:

Default:

Type:

0x0063:0x0064

output1_config0

0x0200

R/W

Bit Field

Function Name

Description

reserved

—

14:11

mode

OUT1 output buffer mode selector. See output0_config0::mode at

0x5D:0x5E.

10:0

bdiv_val_b

OUT1 buffer divider ratio, frequency plan B. See

output0_config0::bdiv_val_b at 0x5D:0x5E.

DSA504RT Datasheet(PDF) 32 Page - Microchip Technology

DSA504RT Datasheet(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL