Electronic Components Datasheet Search
  English  ▼

X  

DSA504RT Datasheet(PDF) 7 Page - Microchip Technology

Part # DSA504RT
Description  Low-Power, Low-Jitter, Six-Output Clock Generator for Space Applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSA504RT Datasheet(HTML) 7 Page - Microchip Technology

Back Button DSA504RT Datasheet HTML 3Page - Microchip Technology DSA504RT Datasheet HTML 4Page - Microchip Technology DSA504RT Datasheet HTML 5Page - Microchip Technology DSA504RT Datasheet HTML 6Page - Microchip Technology DSA504RT Datasheet HTML 7Page - Microchip Technology DSA504RT Datasheet HTML 8Page - Microchip Technology DSA504RT Datasheet HTML 9Page - Microchip Technology DSA504RT Datasheet HTML 10Page - Microchip Technology DSA504RT Datasheet HTML 11Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 73 page
background image
DSA504RT
Pin Description
 Preliminary Data Sheet
© 2025 Microchip Technology Inc. and its subsidiaries
DS50004033A - 7
Table 2-1. DSA504RT Pin Description (continued)
Pin Number for
VQFN Package
Pin Number for
CQFP Package
Pin Names
Description
11
12
VDDO0
VDD for OUT0/OUT0b
12
13
OUT1b
Complementary Output 1. Output logic can be selected to be
differential (LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
13
14
OUT1
True Output 1. Output logic can be selected to be differential
(LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
14
15
VDDO1
VDD for OUT1/OUT1b
—
16
GND
Ground
15
17
OUT2b
Complementary Output 2. Output logic can be selected to be
differential (LHCSL, LVDS and LVPECL) or single-ended LVCMOS.
16
18
OUT2
True Output 1. Output logic can be selected to be differential
(LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
17
19
VDDO2
VDD for OUT2/OUT2b
18
20
GND
Ground
19
21
OUT3b
Complementary Output 3. Output logic can be selected to be
differential (LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
20
22
OUT3
True Output 3. Output logic can be selected to be differential
(LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
21
23
VDDO3
VDD for OUT3/OUT3b
—
24
GND
Ground
22
25
OUT4b
Complementary Output 4. Output logic can be selected to be
differential (LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
23
26
OUT4
True Output 4. Output logic can be selected to be differential
(LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
24
27
VDDO4
VDD for OUT4/OUT4b
25
28
OUT5b
Complementary Output 5. Output logic can be selected to be
differential (LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
26
29
OUT5
True Output 5. Output logic can be selected to be differential
(LPHCSL, LVDS and LVPECL) or single-ended LVCMOS.
27
30
VDDO5
VDD for OUT5/OUT5b
28
31
VDD
VDD for the core.
VDD pins 3, 8, and 28 should be connected to the same power
supply.
—
32
GND
Ground
29
—
EPAD/Tie-bar
Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com