Electronic Components Datasheet Search
  English  ▼

X  

DSA504RT Datasheet(PDF) 23 Page - Microchip Technology

Part # DSA504RT
Description  Low-Power, Low-Jitter, Six-Output Clock Generator for Space Applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSA504RT Datasheet(HTML) 23 Page - Microchip Technology

Back Button DSA504RT Datasheet HTML 19Page - Microchip Technology DSA504RT Datasheet HTML 20Page - Microchip Technology DSA504RT Datasheet HTML 21Page - Microchip Technology DSA504RT Datasheet HTML 22Page - Microchip Technology DSA504RT Datasheet HTML 23Page - Microchip Technology DSA504RT Datasheet HTML 24Page - Microchip Technology DSA504RT Datasheet HTML 25Page - Microchip Technology DSA504RT Datasheet HTML 26Page - Microchip Technology DSA504RT Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 73 page
background image
DSA504RT
Register Map
 Preliminary Data Sheet
© 2025 Microchip Technology Inc. and its subsidiaries
DS50004033A - 23
4:0
sel_gpio1_func
GPIO1 pin function select. See the sel_gpio0_func description at
address 0x51.
Address:
Name:
Default:
Type:
0x0053
config_0x53
0x00
R/W
Bit Field
Function Name
Description
7
fusa_en_lol
FUSA FAULT0 PLL_LOL enable.
0 = disable
1 = enable
6:5
sel_bank_fs0
Register bit for FS0 frequency select. Ignored if any GPIO is configured
for FS0 in its sel_gpioX_func register field. FS0 selects frequency plan A
or B for the back-end dividers (i.e. the output dividers).
0 = disabled
1 = disabled
2 = frequency plan A (if FS1=0) or frequency plan B (if FS1=1)
3 = frequency plan for each output set by corresponding sel_bank_bed
bit (if FS1=0) or !sel_bank_bed (if FS1=1)
For decodes 0 and 1, FS0 is disabled and FS1 selects the frequency plan
for the output dividers along with the rest of the device.
In decode 3 above 'sel_bank_bed' means the frequency plan for
each output divider is specified by its sel_bank_bed bit in register
config_0x4F_50.
4:0
sel_gpio2_func
GPIO2 pin function select. See the sel_gpio0_func description at
address 0x51.
Address:
Name:
Default:
Type:
0x0054
config_0x54
0x00
R/W
Bit Field
Function Name
Description
7
fusa_clr_ts
FUSA FAULT2 Temperature Sensor clear trigger signal.
0 = normal operation
0->1 transition clears flag
6
fusa_en_los
FUSA FAULT1 PLL_LOS enable.
0 = disable
1 = enable
5
fusa_clr_los
FUSA FAULT1 PLL_LOS clear trigger signal.
0 = normal operation
0->1 transition clears flag
4:0
sel_gpio3_func
GPIO3 pin function select. See the sel_gpio0_func description at
address 0x51.
Address:
Name:
Default:
Type:
0x0055
config_0x55
0x00
R/W
Bit Field
Function Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com