EM77950 datasheet(63/102 Pages) EMC

63 / 102 page

EM77950

BB Controller

Product Specification (V1.0) 10.09.2007

• 55

(This specification is subject to change without further notice)

Bit 7:

NET_ID_EN

This is NET_ID control bit.

: Disables Net ID search.

: Enables Net ID search according to LCR, NIR.

8.3.5 System Control Register1 (SCR1)

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

N/A

This byte is reserved.

Default Value:

0x00.

8.3.6 System Control Register 2 (SCR2)

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SCR2

PRE

MASK 2

PRE

MASK 1

PRE

MASK 0

STO

P RX

TX FIFO

RESET

RX FIFO

RESET

TX_RX

This register is a read and a write register.

This register controls the system operation modes.

Bit 0:

TX_RX

Controls the transceiver mode: receive mode or transmit mode

When TX_RX is low – BB is in receive mode (default mode). The output pin

RX_TX is set to ‘0’. BB searches for a Preamble. If Preamble is found, it

handles the process of receiving a packet.

If SCR3 (7) is set, then the BB goes to RX mode and the output pin RX_TX is

TX mode.

The capacitor discharge can change the output pin RX_TX to TX mode even if

we are in RX mode in the BB. In this case the output pin RX_TX will be in TX

for a short duration and then return to RX mode.

When TX_RX is high – BB is in transmit mode. The output pin RX_TX is set to

‘1’. BB handles the process of transmitting a packet according to the data in

the TX_FIFO. When it finishes transmitting the packet, it automatically goes

back to receive mode.

EM77950 Datasheet(PDF) 63 Page - ELAN Microelectronics Corp

EM77950 Datasheet(HTML) 63 Page - ELAN Microelectronics Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL