Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS26521 Datasheet(PDF) 171 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 171 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 167Page - Maxim Integrated Products DS26521 Datasheet HTML 168Page - Maxim Integrated Products DS26521 Datasheet HTML 169Page - Maxim Integrated Products DS26521 Datasheet HTML 170Page - Maxim Integrated Products DS26521 Datasheet HTML 171Page - Maxim Integrated Products DS26521 Datasheet HTML 172Page - Maxim Integrated Products DS26521 Datasheet HTML 173Page - Maxim Integrated Products DS26521 Datasheet HTML 174Page - Maxim Integrated Products DS26521 Datasheet HTML 175Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
171 of 258
Register Name:
SSIE1, SSIE2, SSIE3, SSIE4
Register Description:
Software-Signaling Insertion Enable Registers 1 to 4
Register Address:
118h, 119h, 11Ah, 11Bh
Bit #
(MSB) 7
6
5
4
3
2
1
0 (LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
SSIE1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
SSIE2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
SSIE3
Name
CH32
CH31
CH30
CH29
CH28
CH27
CH26
CH25
SSIE4
(E1 Mode
Only)
Default
0
0
0
0
0
0
0
0
Bits 7 to 0: Software Signaling Insertion Enable for Channels 1 to 32 (CH[1:32]). These bits determine which
channels are to have signaling inserted form the transmit-signaling registers.
0 = do not source signaling data from the TS registers for this channel
1 = source signaling data from the TS registers for this channel
Register Name:
TIDR1 to TIDR32
Register Description:
Transmit Idle Code Definition Registers 1 to 32
Register Address:
120h to 13Fh
Bit #
7
6
5
4
3
2
1
0
Name
C7
C6
C5
C4
C3
C2
C1
C0
Default
0
0
0
0
0
0
0
0
Bits 7 to 0: Per-Channel Idle Code Bits (C[7:0]). C0 is the LSB of the code (this bit is transmitted last). Address
120h is for channel 1, address 13Fh is for channel 32. TIDR1:TIDR24 are T1 mode. TIDR25:TIDR32 are E1 mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com