Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DP8344 Datasheet(PDF) 168 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP8344
Description  Biphase Communications Processor?좦CP
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP8344 Datasheet(HTML) 168 Page - National Semiconductor (TI)

Back Button DP8344 Datasheet HTML 164Page - National Semiconductor (TI) DP8344 Datasheet HTML 165Page - National Semiconductor (TI) DP8344 Datasheet HTML 166Page - National Semiconductor (TI) DP8344 Datasheet HTML 167Page - National Semiconductor (TI) DP8344 Datasheet HTML 168Page - National Semiconductor (TI) DP8344 Datasheet HTML 169Page - National Semiconductor (TI) DP8344 Datasheet HTML 170Page - National Semiconductor (TI) DP8344 Datasheet HTML 171Page - National Semiconductor (TI) DP8344 Datasheet HTML 172Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 184 page
background image
60 Reference Section (Continued)
IBR
INTERRUPT BASE REGISTER
Alternate R1 readwrite
76543210
IV15
IV14
IV13
IV12
IV11
IV10
IV9
IV8
IV15 – 8
Interrupt Vector
High byte of interrupt and
trap vectors Further information Section 223
Interrupts
Interrupt Vector
IBR
0
0
vector address
15
8
5
0
The interrupt vector is obtained by concatenating
IBR
with the vector address
Interrupt
Vector Address
Priority
NMI
011100
Receiver
000100
1
high
Transmitter
001000
2
u
Line Turn Around
001100
3
Bi-directional
010000
4
v
Timer
010100
5
low
ICR
INTERRUPT CONTROL REGISTER
Main R2 readwrite
76543210
RIS1
RIS0
rsv
IM4
IM3
IM2
IM1
IM0
rsv
state is undefined at all times
RIS10
Receiver Interrupt Select
Defines the
source of the Receiver Interrupt
RIS10 Interrupt Source
0 0
RFF a RE
0 1
DAV a RE
1 0
(unused)
11
RA
‘‘a’’ indicates logical ‘‘or’’
Further information Section 323 Transceiver In-
terrupts
IM4–0
Interrupt Masks
Each bit when set high
masks an interrupt IM3 functions as an interrupt
mask only if BIRQ is defined as an input When
BIRQ is defined as an output IM3 controls the
state of BIRQ
IM4 – 0
Interrupt
00000
No Mask
XXXX1
Receiver
XXX1X
Transmitter
XX1XX
Line Turn-Around
X1XXX
Bi-Directional
1XXXX
Timer
Further information Section 223 Interrupts
168



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com