DP8344 datasheet(175/184 Pages) NSC

175 / 184 page

60 Reference Section (Continued)

623 Bit Definition Tables

(Continued)

The following tables describe the location and function of all control and status bits in the various BCP addressable special

function registers The Remote Interface Configuration register

RIC

which is addressable only by a remote processor is not

included

6231 Processor

(Continued)

Bit

Name

Location

Reset State

Function

Timer

TLD

imer LoaD

ACR 6

Set high to load timer Cleared automatically when load

complete

TM15 – 8

iMer

TRH 7–0

XXXX XXXX

Inputoutput port of high byte of timer

TM7–0

iMer

TRL 7–0

XXXX XXXX

Inputoutput port of low byte of timer

TMC

imer Clock

ACR 5

Selects timer clock frequency Must not be written when

TST high Can be written at same time as TST and

select

TLD

TMC Timer Clock

CPU-CLK16

CPU-CLK2

ime Out flag

CCR 7

Set high when timer counts down to zero Cleared by writing

a1to TO or by stopping the timer (by writinga0to TST )

TST

imer StarT

ACR 7

When high timer is enabled and will count down from its

current value Timer is stopped by writinga0to this location

6232 Transceiver

Table includes control and status bits only It does not include definitions of bit fields provided for the formatting (de-formatting)

of data frames For further information see the Transceiver section

Bit

Name

Location

Reset State

Function

Transceiver LOOP

internal

TMR 6

When high TX-ACT is disabled (held at 0) and transmitter

serial data is internally directed to the receiver serial data

Control

LOOP

-back

input

PS2–0

rotocol Select

TMR 2–0

000

Selects protocol for both transmitter and receiver

PS2 – 0

Protocol

0 0 0

3270

0 0 1

3299 Multiplexer

0 1 0

3299 Controller

0 1 1

3299 Repeater

1 0 0

5250

1 0 1

5250 Promiscuous

1 1 0

8-bit

1 1 1

8-bit Promiscuous

RTF7 – 0 Receive Transmit RTR 7–0

XXXX XXXX Inputoutput port of the least significant 8 bits of receive and

transmit FIFOs OWP

TF10 – 8 and RTF7 – 0 are pushed

IFOs

onto the transmit FIFO on moves to RTR

RF10 – 8 and

RTF7 – 0 are popped from receive FIFO on moves from

RTR

175

DP8344 Datasheet(PDF) 175 Page - National Semiconductor (TI)

DP8344 Datasheet(HTML) 175 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL