48SWTQFN-EP datasheet(51/103 Pages) MAXIM

51 / 103 page

MAX9288/MAX9290

3.12Gbps GMSL Deserializers

for Coax or STP Input and MIPI CSI-2 Output

www.maximintegrated.com

Maxim Integrated │ 51

Table 5. GMSL Data-Rate Selection Table

Table 4. Control Output Map

Note: See the High-Bandwidth Mode section for details on timing requirements.

*Outputs used only when the respective color lookup tables are enabled.

**Not encrypted when HDCP is enabled (MAX9290 only).

Table 6. Input Pixel Clock Range (MHz)

CONTROL OUTPUTS

MODE

24-BIT MODE

(BWS = LOW)

HIGH-BANDWIDTH MODE

(BWS = MID)

32-BIT MODE

(BWS = HIGH)

CNTL0

Not used

Used*

Not used

CNTL1

Not used

Used*

Used**

CNTL2

Not used

Used*

Used**

CNTL3

Not used

Used*

Not used

DRS BIT SETTING

BWS PIN SETTING

PIXEL CLOCK RANGE (MHz)

0 (high data rate)

Low (24-bit mode)

16.66 to 104

Mid (high-bandwidth mode)

36.66 to 104

High (32-bit mode)

12.5 to 78

1 (low data rate)

Low

8.33 to 16.66

Mid

18.33 to 36.66

High

6.25 to 12.5

GMSL BIT

WIDTH

CSI-2 OUTPUT

MODES

NUMBER OF

CSI-2 LANES

DRS LOW

DRS HIGH

BWS

LOW

BWS

OPEN

BWS

HIGH

BWS

LOW

BWS

OPEN

BWS

HIGH

RAW8

(Single Load)

YUV422 8b Muxed

16.67 to

104

36.67 to

104

12.5 to

10 to

16.67

18.33 to

36.67

10 to

12.5

20 to 104

36.67 to

104

20 to 78

Do not

use

20 to

36.67

Do not

use

30 to 104

36.67 to

104

30 to 78

Do not

use

30 to

36.67

Do not

use

40 to 104

40 to 78

Do not

use

Do not

use

Do not

use

48SWTQFN-EP Datasheet(PDF) 51 Page - Maxim Integrated Products

48SWTQFN-EP Datasheet(HTML) 51 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL