Electronic Components Datasheet Search
  English  ▼

X  

S5335 Datasheet(PDF) 123 Page - Applied Micro Circuits Corporation

Part # S5335
Description  PCI Bus Controller, 3.3V
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

S5335 Datasheet(HTML) 123 Page - Applied Micro Circuits Corporation

Back Button S5335 Datasheet HTML 119Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 120Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 121Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 122Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 123Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 124Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 125Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 126Page - Applied Micro Circuits Corporation S5335 Datasheet HTML 127Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 189 page
background image
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
AMCC Confidential and Proprietary
DS1657
123
Data Sheet
Servicing an Add-On mailbox interrupt (IRQ#):
1. Identify the interrupt source(s). Multiple interrupt sources are available on the S5335. The interrupt service routine must
verify that a mailbox generated the interrupt (and not some other interrupt source).
AINT
Bit 16
Add-On incoming mailbox interrupt indicator
AINT
Bit 17
Add-On outgoing mailbox interrupt indicator
2. Check mailbox status. The mailbox status bits indicate which mailbox bytes must be read or written.
AMBEF
Bits 31:16
Empty Add-On outgoing mailbox bytes
AMBEF
Bits 15:0
Full Add-On incoming mailbox bytes
3. Access the mailbox. Based on the contents of AMBEF, mailboxes are read or written. Reading an incoming mailbox
byte clears the corresponding status bit in AMBEF.
AIMBx
Bits 31:0
Add-On incoming mailboxes
AOMBx
Bits 31:0
Add-On outgoing mailboxes
4. Clear the interrupt source. The Add-On IRQ# signal is deasserted by clearing the interrupt request. The request is
cleared by writing a ‘1’ to the appropriate bit.
AINT
Bit 16
Clear Add-On incoming mailbox interrupt
AINT
Bit 17
Clear Add-On outgoing mailbox interrupt
In both cases, step 3 involves accessing the mailbox. To allow the incoming mailbox interrupt logic to be cleared, the mailbox
status bit must also be cleared. Reading an incoming mailbox clears the status bits. Another option for clearing the status bits
is to use the Mailbox Flag Reset bit in the MCSR and AGCSTS registers, but this clears all status bits, not just for a single
mailbox or mailbox byte. For outgoing mailbox interrupts, the read of a mailbox register is what generated the interrupt; this
ensures the status bits are already clear.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com