Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7616 Datasheet(PDF) 161 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 161 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 157Page - Renesas Technology Corp SH7616 Datasheet HTML 158Page - Renesas Technology Corp SH7616 Datasheet HTML 159Page - Renesas Technology Corp SH7616 Datasheet HTML 160Page - Renesas Technology Corp SH7616 Datasheet HTML 161Page - Renesas Technology Corp SH7616 Datasheet HTML 162Page - Renesas Technology Corp SH7616 Datasheet HTML 163Page - Renesas Technology Corp SH7616 Datasheet HTML 164Page - Renesas Technology Corp SH7616 Datasheet HTML 165Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 935 page
background image
Section 4 Exception Handling
Rev. 2.00 Mar 09, 2006 page 135 of 906
REJ09B0292-0200
4.4
Interrupts
4.4.1
Interrupt Sources
Table 4.7 shows the sources that initiate interrupt exception handling. These are divided into NMI,
user breaks, H-UDI, IRL, IRQ, and on-chip peripheral modules.
Table 4.7
Types of Interrupt Sources
Type
Request Source
Number of Sources
NMI
NMI pin (external input)
1
User break
User break controller (UBC)
1
H-UDI
User debug interface (H-UDI)
1
IRL
IRL1–IRL15 (external input)
15
IRQ
IRQ0–IRQ3 (external input)
4
On-chip peripheral module
Direct memory access controller (DMAC)
2
Ethernet controller (EtherC) and Ethernet
controller direct memory access controller
(E-DMAC)
1
16-bit free-running timer (FRT)
3
Watchdog timer (WDT)
1
Bus state controller (BSC)
1
Serial I/O with FIFO (SIOF)
4
Serial I/O (SIO)
4
Serial communication interface with FIFO
(SCIF)
4
16-bit timer pulse unit (TPU)
13
Each interrupt source is allocated a different vector number and vector table address offset. See
table 5.4, Interrupt Exception Vectors and Priority Order, in section 5, Interrupt Controller, for
more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com