Electronic Components Datasheet Search
  English  ▼

X  

7702 Datasheet(PDF) 111 Page - Renesas Technology Corp

Part # 7702
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  217 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7702 Datasheet(HTML) 111 Page - Renesas Technology Corp

Back Button 7702 Datasheet HTML 107Page - Renesas Technology Corp 7702 Datasheet HTML 108Page - Renesas Technology Corp 7702 Datasheet HTML 109Page - Renesas Technology Corp 7702 Datasheet HTML 110Page - Renesas Technology Corp 7702 Datasheet HTML 111Page - Renesas Technology Corp 7702 Datasheet HTML 112Page - Renesas Technology Corp 7702 Datasheet HTML 113Page - Renesas Technology Corp 7702 Datasheet HTML 114Page - Renesas Technology Corp 7702 Datasheet HTML 115Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 217 page
background image
TIMER A
7702/7703 Group User’s Manual
5–23
5.4 Event counter mode
Setting the count start bit to “1”
b7
b0
Count start register
(Address 4016)
Timer A0 count start bit
Timer A1 count start bit
Timer A2 count start bit
Timer A3 count start bit
Timer A4 count start bit
Count starts
From preceding Figure 5.4.2.
Setting port P5 and port P6 direction registers
b7
b0
Port P5 direction register (Address D16)
TA0IN pin
TA1OUT pin
TA1IN pin
TA2OUT pin
TA2IN pin
TA3OUT pin
b7
b0
Port P6 direction register (Address 1016)
Clear the bit corresponding to the TAiIN pin to “0.”
When selecting the TAiOUT pin’s input signal as up-down switching factor, set the
bit corresponding to the TAiOUT pin to “0.”
When selecting the two–phase pulse signal processing function, set the bit
corresponding to the TAjOUT (j = 2 to 4) pin to “0.”
TA4OUT pin
TA4IN pin
TA3IN pin
TA0OUT pin
Setting interrupt priority level
b7
b0
Timer Ai interrupt control register (i = 0 to 4)
(Addresses 7516 to 7916)
Interrupt priority level select bits
When using interrupts, set these bits
to level 1-7.
When disabling interrupts, set these
bits to level 0.
Fig. 5.4.3 Initial setting example for registers relevant to event counter mode (2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com