| Electronic Components Datasheet Search |
|
7702 Datasheet(PDF) 116 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7702 Datasheet(HTML) 116 Page - Renesas Technology Corp |
|
116 / 217 page ![]() TIMER A 7702/7703 Group User’s Manual 5–28 5.4 Event counter mode qQuadruple processing The timer up-counts all rising and falling edges to the TA4OUT and TA4IN pins when the phase has the relationship that the TA4IN pin’s input signal level goes from “L” to “H” while the TA4OUT pin’s input signal is “H” level. The timer down-counts all rising and falling edges to the TA4OUT and TA4IN pins when the phase has the relationship that the TA4IN pin’s input signal level goes from “H” to “L” while the TA4OUT pin’s input signal is “H” level. (Refer to Figure 5.4.8.) Table 5.4.3 lists the input signals to the TA4OUT and TA4IN pins when the quadruple processing is selected. Table 5.4.3 TA4OUT and TA4IN pins’ input signals when quadruple operation is selected Input signal to TA4OUT pin Input signal to TA4IN pin “H” level “L” level Rising Falling “H” level “L” level Rising Falling Rising Falling “L” level “H” level Falling Rising “H” level “L” level Up-count Down-count Fig. 5.4.8 Quadruple processing TA4OUT TA4IN “H” “H” “L” “L” +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 Up-count all edges –1 –1 –1 –1 –1 –1 –1 –1 –1 –1 Down-count all edges Up-count all edges Down-count all edges |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |