Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS26521 Datasheet(PDF) 102 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 102 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 98Page - Maxim Integrated Products DS26521 Datasheet HTML 99Page - Maxim Integrated Products DS26521 Datasheet HTML 100Page - Maxim Integrated Products DS26521 Datasheet HTML 101Page - Maxim Integrated Products DS26521 Datasheet HTML 102Page - Maxim Integrated Products DS26521 Datasheet HTML 103Page - Maxim Integrated Products DS26521 Datasheet HTML 104Page - Maxim Integrated Products DS26521 Datasheet HTML 105Page - Maxim Integrated Products DS26521 Datasheet HTML 106Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
102 of 258
Register Name
GTCR1
Register Description:
Global Transceiver Control Register 1
Register Address:
0F0h
Bit #
7
6
5
4
3
2
1
0
Name
—
—
RLOFLTS
GIBOE
—
—
GCLE
GIPI
Default
0
0
0
0
0
0
0
0
Bit 5: Receive Loss of Frame/Loss of Transmit Clock Indication Select (RLOFLTS).
0 = RLOF/LTC pin indicates framer receive loss of frame
1 = RLOF/LTC pin indicates framer loss of transmit clock
Bit 4: Global IBO Enable (GIBOE).
0 = normal mode—IBO disabled
1 = IBO enabled
Note: To enable IBO, this bit must be set, RIBOC.IBOEN must be set, and TIBOC.IBOEN must be set.
Enabling IBO forces output pins (RSER and RSIG) to tri-state at the appropriate times.
Bit 1: Global Counter Latch Enable (GCLE). A low-to-high transition on this bit will, when enabled, latch the
framer performance monitor counters. Each framer can be independently enabled to accept this input. This bit must
be cleared and set again to perform another counter latch.
Bit 0: Global Interrupt Pin Inhibit (GIPI).
0 = Normal operation. Interrupt pin (
INTB) will toggle low on an unmasked interrupt condition.
1 = Interrupt inhibit. Interrupt pin (
INTB) is forced high (inactive) when this bit is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com