| Electronic Components Datasheet Search |
|
DS26521 Datasheet(PDF) 230 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS26521 Datasheet(HTML) 230 Page - Maxim Integrated Products |
|
230 / 258 page ![]() DS26521 Single T1/E1/J1 Transceiver 230 of 258 10.3 E1 Receiver Functional Timing Diagrams Figure 10-15. E1 Receive-Side Timing Figure 10-16. E1 Receive-Side Boundary Timing (Elastic Store Disabled) FRAME# 1 2 3 456 78 9 10 11 12 13 14 15 16 1 RSYNC 1 RSYNC RFSYNC 2 NOTE 1: RSYNC IN FRAME MODE (RIOCR.0 = 0). NOTE 2: RSYNC IN MULTIFRAME MODE (RIOCR.0 = 1). NOTE 3: THIS DIAGRAM ASSUMES THE CAS MF BEGINS IN THE RAF FRAME. CHANNEL 32 CHANNEL 1 CHANNEL 2 CHANNEL 32 CHANNEL 1 CHANNEL 2 RCLK RSER RSYNC RFSYNC RSIG RCHCLK RCHBLK 1 CD A LSB MSB AB Si 1 A Sa4 Sa5 Sa6 Sa7 Sa8 B Note 3 NOTE 1: RCHBLK IS PROGRAMMED TO BLOCK CHANNEL 1. NOTE 2: SHOWN IS A RNAF FRAME BOUNDARY. NOTE 3. RSIG NORMALLY CONTAINS THE CAS MULTIFRAME ALIGNMENT NIBBLE (0000) IN CHANNEL 1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |