LM93 datasheet(5/95 Pages) TI1

5 / 95 page

LM93

www.ti.com

SNAS210E – DECEMBER 2003 – REVISED MARCH 2013

Table 2-1. Pin Descriptions(1)

Symbol

Pin #

Type

Function

GPIO_0/TACH1

Digital I/O (Open-Drain) Can be configured as fan tach input or a general purpose open-drain digital

I/O.

GPIO_1/TACH2

Digital I/O (Open-Drain) Can be configured as fan tach input or a general purpose open-drain digital

I/O.

GPIO_2/TACH3

Digital I/O (Open-Drain) Can be configured as fan tach input or a general purpose open-drain digital

I/O.

GPIO_3/TACH4

Digital I/O (Open-Drain) Can be configured as fan tach input or a general purpose open-drain digital

I/O..

GPIO_4 /

Digital I/O (Open-Drain) A general purpose open-drain digital I/O. Can be configured to monitor a

P1_THERMTRIP

CPU's THERMTRIP signal to mask other errors.

GPIO_5 /

Digital I/O (Open-Drain) A general purpose open-drain digital I/O. Can be configured to monitor a

P2_THERMTRIP

CPU's THERMTRIP signal to mask other errors.

GPIO_6

Digital I/O (Open-Drain) Can be used to detect the state of CPU1 IERR or a general purpose open-

drain digital I/O

GPIO_7

Digital I/O (Open-Drain) Can be used to detect the state of CPU2 IERR or a general purpose open-

drain digital I/O

VRD1_HOT

Digital Input

CPU1 voltage regulator HOT

VRD2_HOT

Digital Input

CPU2 voltage regulator HOT

SCSI_TERM1

Digital Input

SCSI Channel 1 termination fuse. Could also be used as a general purpose

input to trigger an error event.

SCSI_TERM2

Digital Input

SCSI Channel 2 termination fuse. Could also be used as a general purpose

input to trigger an error event.

SMBDAT

Digital I/O (Open-Drain) Bidirectional System Management Bus Data. Output configured as 5V

tolerant open-drain. SMBus 2.0 compliant.

SMBCLK

Digital Input

System Management Bus Clock. Driven by an open-drain output, and is 5V

tolerant. SMBus 2.0 Compliant.

ALERT/XtestOut

Digital Output (Open-

Open-drain ALERT output used in an interrupt driven system to signal that an

Drain)

error event has occurred. Masked error events do not activate the ALERT

output. When in XOR tree test mode, functions as XOR Tree output.

RESET

Digital I/O (Open-Drain) Open-drain reset output when power is first applied to the LM93. Used as a

reset for devices powered by 3.3V stand-by. After reset, this pin becomes a

reset input. See RESET INPUT/OUTPUT for more information.

AGND

GROUND Input

Analog Ground

VREF

Analog Output

2.5V used for external ADC reference, or as a VREF reference voltage

REMOTE1

−

Remote Thermal

This is the negative input (current sink) from the CPU1 thermal diode.

Diode_1- Input (CPU 1

Connected to THERMDC pin of Pentium processor or the emitter of a diode

THERMDC)

connected MMBT3904 NPN transistor. Serves as the negative input into the

A/D for thermal diode voltage measurements. A 100 pF capacitor is optional

and can be connected between REMOTE1

− and REMOTE1+.

REMOTE1+

Remote Thermal

This is a positive connection to the CPU1 thermal diode. Serves as the

Diode_1+ I/O (CPU1

positive input into the A/D for thermal diode voltage measurements. It also

THERMDA)

serves as a current source output that forward biases the thermal diode.

Connected to THERMDA pin of Pentium processor or the base of a diode

connected MMBT3904 NPN transistor. A 100 pF capacitor is optional and

can be connected between REMOTE1

− and REMOTE1+.

REMOTE2

−

Remote Thermal

This is the negative input (current sink) from the CPU2 thermal diode.

Diode_2 - Input (CPU2

Connected to THERMDC pin of Pentium processor or the emitter of a diode

THERMDC)

connected MMBT3904 NPN transistor. Serves as the negative input into the

A/D for thermal diode voltage measurements. A 100 pF capacitor is optional

and can be connected between REMOTE2

− and REMOTE2+.

REMOTE2+

Remote Thermal

This is a positive connection to the CPU2 thermal diode. Serves as the

Diode_2 + I/O (CPU2

positive input into the A/D for thermal diode voltage measurements. It also

THERMDA)

serves as a current source output that forward biases the thermal diode.

Connected to THERMDA pin of Pentium processor or the base of a diode

connected MMBT3904 NPN transistor. A 100 pF capacitor is optional and

can be connected between REMOTE2

− and REMOTE2+.

AD_IN1

Analog Input (+12V1)

Analog Input for +12V Rail 1 monitoring, for CPU1 voltage regulator. External

attenuation resistors required such that 12V is attenuated to 0.927V.

(1)

The overscore indicates the signal is active low (“Not”).

Device Information

Submit Documentation Feedback

Product Folder Links: LM93

LM93 Datasheet(PDF) 5 Page - Texas Instruments

LM93 Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL