Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SC1100 Datasheet(PDF) 311 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SC1100
Description  Geode??Information Appliance On a Chip
PDF  348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC1100 Datasheet(HTML) 311 Page - National Semiconductor (TI)

Back Button SC1100 Datasheet HTML 307Page - National Semiconductor (TI) SC1100 Datasheet HTML 308Page - National Semiconductor (TI) SC1100 Datasheet HTML 309Page - National Semiconductor (TI) SC1100 Datasheet HTML 310Page - National Semiconductor (TI) SC1100 Datasheet HTML 311Page - National Semiconductor (TI) SC1100 Datasheet HTML 312Page - National Semiconductor (TI) SC1100 Datasheet HTML 313Page - National Semiconductor (TI) SC1100 Datasheet HTML 314Page - National Semiconductor (TI) SC1100 Datasheet HTML 315Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 311 / 348 page
background image
Revision 1.1
311
www.national.com
Electrical Specifications (Continued)
Figure 7-22. Register Transfer to/from Device
ADDR valid1
WRITE
READ
t0
t1
t2
t9
t2i
t3
t5
t6z
t6
tA
t4
tC
tRD
tB
tC
IDE_IOR0#
IDE_IOW0#
IDE_IORDY02,3
IDE_IORDY02,4
IDE_IORDY02,5
Notes:
1)
Device address consists of signals IDE_CS[0:1]# and IDE_ADDR[2:0].
2)
Negation of IDE_IORDY0,1 is used to extend the PIO cycle. The determination of whether or not the cycle is to be
extended is made by the host after tA from the assertion of IDE_IOR[0:1]# or IDE_IOW[0:1]#.
3)
Device never negates IDE_IORDY[0:1]. Device keeps IDE_IORDY[0:1] released, and no wait is generated.
4)
Device negates IDE_IORDY[0:1] before tA but causes IDE_IORDY[0:1] to be asserted before tA. IDE_IORDY[0:1] is
released, and no wait is generated.
5)
Device negates IDE_IORDY[0:1] before tA. IDE_IORDY[0:1] is released prior to negation and may be asserted for no
more than 5 ns before release. A wait is generated.
6)
The cycle completes after IDE_IORDY[0:1] is reasserted. For cycles where a wait is generated and IDE_IOR[0:1] is
asserted, the device places read data on IDE_DATA[15:0] for tRD before asserting IDE_IORDY[0:1].
IDE_DATA[7:0]
IDE_DATA[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com