Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS26521 Datasheet(PDF) 200 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 200 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 196Page - Maxim Integrated Products DS26521 Datasheet HTML 197Page - Maxim Integrated Products DS26521 Datasheet HTML 198Page - Maxim Integrated Products DS26521 Datasheet HTML 199Page - Maxim Integrated Products DS26521 Datasheet HTML 200Page - Maxim Integrated Products DS26521 Datasheet HTML 201Page - Maxim Integrated Products DS26521 Datasheet HTML 202Page - Maxim Integrated Products DS26521 Datasheet HTML 203Page - Maxim Integrated Products DS26521 Datasheet HTML 204Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
200 of 258
Register Name:
TCBR1, TCBR2, TCBR3, TCBR4
Register Description:
Transmit Channel Blocking Registers 1 to 4
Register Address:
1C4h, 1C5h, 1C6h, 1C7h
Bit #
(MSB)
(LSB)
Name
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
TCBR1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
TCBR2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
TCBR3
CH32
CH31
CH30
CH29
CH28
CH27
CH26
CH25
(F-bit)
TCBR4*
(E1 Mode
Only)
Default
0
0
0
0
0
0
0
0
Bits 7 to 0: Transmit Channel Blocking Channels 1 to 32 Control Bits (CH[1:32]).
0 = force the TCHBLK pin to remain low during this channel time
1 = force the TCHBLK pin high during this channel time
*Note that TCBR4 has two functions:
When 2.048MHz backplane mode is selected, this register allows the user to enable the channel blocking
signal for any of the 32 possible backplane channels.
When 1.544MHz backplane mode is selected, the LSB of this register determines whether or not the
TCHBLK signal will pulse high during the F-bit time:
TCBR4.0 = 0: Do not pulse TCHBLK during the F-bit.
TCBR4.0 = 1: Pulse TCHBLK during the F-bit.
In this mode, TCBR4.1 to TCBR4.7 should be set to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com