Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS26521 Datasheet(PDF) 202 Page - Maxim Integrated Products

Part # DS26521
Description  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 Datasheet(HTML) 202 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 198Page - Maxim Integrated Products DS26521 Datasheet HTML 199Page - Maxim Integrated Products DS26521 Datasheet HTML 200Page - Maxim Integrated Products DS26521 Datasheet HTML 201Page - Maxim Integrated Products DS26521 Datasheet HTML 202Page - Maxim Integrated Products DS26521 Datasheet HTML 203Page - Maxim Integrated Products DS26521 Datasheet HTML 204Page - Maxim Integrated Products DS26521 Datasheet HTML 205Page - Maxim Integrated Products DS26521 Datasheet HTML 206Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
202 of 258
Register Name:
PCL1, PCL2, PCL3, PCL4
Register Description:
Per-Channel Loopback Enable Registers 1 to 4
Register Address:
1D0h, 1D1h, 1D2h, 1D3h
Bit #
(MSB)
(LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
PCL1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
PCL2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
PCL3
Name
CH32
CH31
CH30
CH29
CH28
CH27
CH26
CH25
PCL4
(E1 Mode
Only)
Default
0
0
0
0
0
0
0
0
Bits 7 to 0: Per-Channel Loopback Enable for Channels 1 to 32 (CH[1:32]).
0 = loopback disabled
1 = enable loopback; source data from the corresponding receive channel
Register Name:
TBPCS1, TBPCS2, TBPCS3, TBPCS4
Register Description:
Transmit BERT Port Channel Select Registers 1 to 4
Register Address:
1D4h, 1D5h, 1D6h, 1D7h
Bit #
(MSB) 7
6
5
4
3
2
1
0 (LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
TBPCS1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
TBPCS2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
TBPCS3
Name
CH32
CH31
CH30
CH29
CH28
CH27
CH26
CH25
TBPCS4
(E1 Mode
Only)
Default
0
0
0
0
0
0
0
0
Setting any of the CH[1:32] bits in the TBPCS1:TBPCS4 registers will enable the transmit BERT clock for the
associated channel time, and allow mapping of the selected channel data out of the receive BERT port. Multiple or
all channels can be selected simultaneously.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com