Electronic Components Datasheet Search
  English  ▼

X  

BT8376EPF Datasheet(PDF) 201 Page - Synaptics Incorporated.

Part # BT8376EPF
Description  single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CONEXANT [Synaptics Incorporated.]
Direct Link  https://www.synaptics.com/
Logo CONEXANT - Synaptics Incorporated.

BT8376EPF Datasheet(HTML) 201 Page - Synaptics Incorporated.

Back Button BT8376EPF Datasheet HTML 197Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 198Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 199Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 200Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 201Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 202Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 203Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 204Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 205Page - Synaptics Incorporated. Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 323 page
background image
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
3.14 Clock Rate Adapter Registers
N8370DSE
Conexant
3-83
3.14 Clock Rate Adapter Registers
Unused bits indicated by a dash (—) are reserved and should be written to 0. Writing to reserved bits has no
effect.
090—Clock Rate Adapter Configuration (CLAD_CR)
CEN
Enable CLAD Phase Detector—When active, the CPHASE detector compares the CLAD
reference (CLADI/RSCALE) to the CLAD variable (CLADV/VSCALE), and sends the
resulting phase error information to the NCO. When inactive, the CLADI signal is ignored and
JEN or JFREE [addr 002] selects the input timing reference.
XSEL[2:0]
Line Rate Multiple Select—The CLAD divider chain outputs (CLADO and CLADV) can be
programmed to operate at 20 to 23 times (1 X to 32 X) the T1/E1 line rate. XSEL chooses the
multiplier. This is applicable only when OSEL or VSEL [addr 091] selects the multiplier
output.
7
6
5
4
3
2
1
0
CEN
XSEL[2]
XSEL[1]
XSEL[0]
LFGAIN[3]
LFGAIN[2]
LFGAIN[1]
LFGAIN[0]
CEN
JEN
JFREE
JDIR
CLAD Input Timing Reference
0
0
1
X
REFCKI = Free running 10 MHz clock
0
1
1
0
REFCKI = Free running 10 MHz clock with transmit
JAT
0
1
1
1
REFCKI = Free running 10 MHz clock with receive
JAT
0
1
0
0
TXCLK = TCKI or ACKI per AISCLK [addr 068]
0
1
0
1
RXCLK = RPLL or RCKI per RDIGI [addr 020]
1
0
0
X
CLADI = System clock, bypass JAT elastic store
1
1
0
0
CLADI = System clock, with transmit JAT
1
1
0
1
CLADI = System clock, with receive JAT
NOTE:
JCLK always operates at T1 or E1 line rate selected by T1/E1N.
XSEL
Output (kHz)
T1/E1N = 0
Output (kHz)
T1/E1N = 1
Line Rate Multiplier
0
2048
1544
1X
1
4096
3088
2X
2
8192
6176
4X
3
16384
12352
8X
4, 5, 6, 7
——
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com