SC1100 datasheet(183/348 Pages) NSC

183 / 348 page

Revision 1.1

183

www.national.com

Core Logic Module (Continued)

Secondary Hard Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Secondary

Hard Disk Idle Timer Count register (F0 Index ACh).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 83h[7] to 1.

Keyboard/Mouse Access Trap SMI Status. Indicates whether or not an SMI was caused by an trapped I/O access to the

keyboard or mouse.

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[3] to 1.

Parallel/Serial Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to either the

serial or parallel ports.

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[2] to 1.

Floppy Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the floppy

disk.

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[1] to 1.

Primary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the

primary hard disk.

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[0] to 1.

Index 87h

Second Level PME/SMI Status Mirror Register 4 (RO)

Reset Value: 00h

The bits in this register contain second level status reporting. Top level status is reported at F1BAR0+I/O Offset 00h/02h[0].

This register is called a “Mirror” register since an identical register exists at F0 Index F7h. Reading this register does not clear the status,

while reading its counterpart at F0 Index F7h clears the status at both the second and top levels except for bit 7 which has a third level

of SMI status reporting at F0BAR0+I/O 0Ch/1Ch.

GPIO Event SMI Status. Indicates whether or not an SMI was caused by a transition of any of the GPIOs (GPIO47-GPIO32

and GPIO15-GPIO0).

0: No.

1: Yes.

To enable SMI generation, set F1BAR1+I/O Offset 0Ch[0] to 0.

F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled to generate a PME and setting F1BAR1+I/O Offset 0Ch[0] =

0 enables the PME to generate an SMI. In addition, the selected GPIO must be enabled as an input (F0BAR0+I/O Offset

20h and 24h).

The next level (third level) of SMI status is at F0BAR0+I/O 0Ch/1Ch[15:0].

Thermal Override SMI Status. Indicates whether or not an SMI was caused by the assertion of THRM# (ball AE15).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 83h[4] to 1.

5:4

Reserved. Reads as 0.

SIO PWUREQ SMI Status. Indicates whether or not an SMI was caused by a power-up event from the SIO.

0: No.

1: Yes.

A power-up event is defined as any of the following events/activities:

—RI#

— IRRX1 (CEIR)

To enable SMI generation, set F1BAR1+I/O Offset 0Ch[0] to 0.

Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)

Bit

Description

SC1100 Datasheet(PDF) 183 Page - National Semiconductor (TI)

SC1100 Datasheet(HTML) 183 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL