SC1100 datasheet(233/348 Pages) NSC

233 / 348 page

Revision 1.1

233

www.national.com

Core Logic Module (Continued)

15:0

Codec Status. (Read Only) This is the codec status data that is received from the codec in slot 2 on SDATA_IN. Only bits

[19:4] are used from slot 2. If this register is read with both bits 16 and 17, this register is set to 1, this field is updated in the

current AC97 frame, and codec status data is valid. This bit field is updated only if the codec sent status data.

Offset 0Ch-0Fh

Codec Command Register (R/W)

Reset Value: 00000000h

31:24

Codec Command Address. Address of the codec control register for which the command is being sent. This address goes

in slot, 1 bits [19:12] on SDATA_OUT (ball AD22).

23:22

Codec Communication. Indicates the codec that the Core Logic module is communicating with.

00: Primary codec.

01: Secondary codec.

10: Third codec.

11: Fourth codec.

Only 00 and 01 are valid settings for this bit field.

21:17

Reserved. Must be set to 0.

Codec Command Valid. (Read Only) Indicates if the command in bits [15:0] of this register is valid.

0: No.

1: Yes.

This bit is set by hardware when a command is loaded. It remains set until the command has been sent to the codec.

This bit is also set to 1 when written to.

15:0

Codec Command. This is the command being sent to the codec in bits [19:4] of slot 2 on SDATA_OUT (ball AD22).

Offset 10h-11h

Second Level Audio SMI Status Register (RC)

Reset Value: 0000h

The bits in this register contain second level SMI status reporting. Top level is reported at F1BAR0+I/O Offset 00h/02h[1]. Reading this

register clears the status bits at both the second and top levels. Note that bit 0 has a third level of status reporting which also must be

"read to clear".

A read-only “Mirror” version of this register exists at F3BAR0+I/O Memory Offset 12h. If the value of the register must be read without

clearing the SMI source (and consequently deasserting SMI), F3BAR0+Memory Offset 12h can be read instead.

15:8

Reserved. Must be set to 0.

Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.

0: No.

1: Yes.

SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).

An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory

Offset 49h[0] = 1).

Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.

0: No.

1: Yes.

SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).

An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory

Offset 41h[0] = 1).

Audio Bus Master 3 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 3.

0: No.

1: Yes.

SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR0+Memory Offset 38h[0] = 1).

An SMI is then generated when the End of Page bit is set in the Audio Bus Master 3 SMI Status Register (F3BAR0+Memory

Offset 39h[0] = 1).

Audio Bus Master 2 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 2.

0: No.

1: Yes.

SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR0+Memory Offset 30h[0] = 1).

An SMI is then generated when the End of Page bit is set in the Audio Bus Master 2 SMI Status Register (F3BAR0+Memory

Offset 31h[0] = 1).

Table 5-38. F3BAR0+Memory Offset: XpressAUDIO Configuration Registers (Continued)

Bit

Description

SC1100 Datasheet(PDF) 233 Page - National Semiconductor (TI)

SC1100 Datasheet(HTML) 233 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL