Electronic Components Datasheet Search
  English  ▼

X  

GX1 Datasheet(PDF) 107 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # GX1
Description  Processor Series Low Power Integrated x86 Solution
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

GX1 Datasheet(HTML) 107 Page - National Semiconductor (TI)

Back Button GX1 Datasheet HTML 103Page - National Semiconductor (TI) GX1 Datasheet HTML 104Page - National Semiconductor (TI) GX1 Datasheet HTML 105Page - National Semiconductor (TI) GX1 Datasheet HTML 106Page - National Semiconductor (TI) GX1 Datasheet HTML 107Page - National Semiconductor (TI) GX1 Datasheet HTML 108Page - National Semiconductor (TI) GX1 Datasheet HTML 109Page - National Semiconductor (TI) GX1 Datasheet HTML 110Page - National Semiconductor (TI) GX1 Datasheet HTML 111Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 247 page
background image
Revision 1.0
107
www.national.com
Integrated Functions (Continued)
4.3
MEMORY CONTROLLER
The memory controller arbitrates requests from the X-Bus
(processor and PCI), display controller, and graphics pipe-
line. A total of 512 MB of SDRAM memory is supported.
The GX1 processor supports LVTTL (low voltage TTL)
technology. LVTTL technology allows the SDRAM interface
of the memory controller to run at frequencies up to 100
MHz.
TheSDRAMclock is afunctionofthe core clock. The
SDRAM bus can be run at speeds that range between 66
MHz and 100 MHz. The core clock can be divided down
from 2 to 5 in half clock increments to generate the SDRAM
clock. SDRAM frequencies between 79 MHz and 100 MHz
are only supported for certain types of closed systems and
strict design rules must be adhered to. For further details,
contact your local National Semiconductor technical sup-
port representative.
A basic block diagram of the memory controller is shown in
Figure 4-3.
Figure 4-3. Memory Controller Block Diagram
Address
Processor/PCI
Display Controller
Graphics Pipeline
Processor/PCI Address
Processor/PCI I/F
Display Controller I/F
Graphics Pipeline I/F
Arbiter
SDRAM
RASA#,RASB#
CKEA, CKEB
WEA#/WEB#
Configuration
MA[12:0]
BA[1:0]
Display Controller Address
Graphics Pipeline Address
Processor/PCI Data
Display Controller Data
Graphics Pipeline Data
Processor/PCI
Display Controller
MD[63:0]
Read Buffer
(16 Bytes)
Sequence
Controller
Timing
Controller
Registers
Control/MUX
Write Buffer (16 Bytes)
Write Buffer (16 Bytes)
Graphics Controller
Write Buffer (16 Bytes)
Control
Control
Control
DQM[7:0]
CASA#,CASB#
CS[3:0]#
RFSH
Clock Divider
2, 2.5, 3, 3.5, 4, 4.5, 5
SDCLK[3:0]
Core Clock (ph2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com