Electronic Components Datasheet Search
  English  ▼

X  

GX1 Datasheet(PDF) 106 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # GX1
Description  Processor Series Low Power Integrated x86 Solution
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

GX1 Datasheet(HTML) 106 Page - National Semiconductor (TI)

Back Button GX1 Datasheet HTML 102Page - National Semiconductor (TI) GX1 Datasheet HTML 103Page - National Semiconductor (TI) GX1 Datasheet HTML 104Page - National Semiconductor (TI) GX1 Datasheet HTML 105Page - National Semiconductor (TI) GX1 Datasheet HTML 106Page - National Semiconductor (TI) GX1 Datasheet HTML 107Page - National Semiconductor (TI) GX1 Datasheet HTML 108Page - National Semiconductor (TI) GX1 Datasheet HTML 109Page - National Semiconductor (TI) GX1 Datasheet HTML 110Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 247 page
background image
www.national.com
106
Revision 1.0
Integrated Functions (Continued)
Table 4-10. Region-Control-Field Bit Definitions
Bit
Position
Function
3
PCI Accessible: The PCI slave can access this memory if this bit is set high and if the appropriate Read or Write Enable
bit is also set high.
2
Cache Enable1: Caching this region of memory is inhibited if this bit is cleared.
1
Write Enable1: Write operations to this region of memory are allowed if this bit is set high. If this bit is cleared, then write
operations in this region are directed to the PCI master.
0
Read Enable: Read operations to this region of memory are allowed if this bit is set high. If this bit is cleared then read
operations in this region are directed to the PCI master.
1.
If Cache Enable = 1 and Write Enable = 1, the Write Enable determination occurs after the data has passed the cache. Since the cache
does write update, write data will change the cache if the address is cached. If a read then occurs to that address, the data will come
from the written data that is in the cache even though the address is not writable. If this must be avoided then do not make the region
cacheable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com