| Electronic Components Datasheet Search |
|
GX1 Datasheet(PDF) 192 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GX1 Datasheet(HTML) 192 Page - National Semiconductor (TI) |
|
192 / 247 page ![]() www.national.com 192 Revision 1.0 Electrical Specifications (Continued) 6.5.2.3 Definition of System Conditions for Measuring “On” Parameters Processor current is highly dependent two functional char- acteristics, DCLK (DOT clock) and SDRAM frequency. Table 6-6 shows how these factors are controlled when measuring the typical average and absolute maximum pro- cessor current parameters. Table 6-6. System Conditions Used to Determine CPU’s Current Used During the "On" State CPU Current Measurement System Conditions VCC2 1 VCC3 1 DCLK Freq2 SDRAM Freq3 Typical Average Nominal Nominal 50 MHz4 Nominal5 Absolute Maximum Max Max 135 MHz6 Max7 1. See Table 6-4 on page 190 for nominal and maximum voltages. 2. Not all system designs support display modes that require a DCLK of 135 MHz. Therefore, absolute maximum current will not be realized in all system designs. Refer to the de-rating curve in Figure 6-3 on page 196 to calculate absolute maximum current based on the system’s parameters. 3. SDRAM speeds between 79 MHz and 100 MHz are only supported for particular types of closed system designs. There- fore, absolute maximum current will not be realized in most system designs. Refer to the de-rating curve in Figure 6-3 on page 196 to calculate absolute maximum current based on the system’s parameters. 4. A DCLK frequency of 50 MHz is derived by setting the display mode to 800x600x8 bpp at 75 Hz, using a display image of vertical stripes (4-pixel wide) alternating between black and white with power management disabled. 5. SDRAM nominal frequency represents a single value that the memory controller can be configured for, between 66 MHz and 78 MHz, based on a given core clock frequency: 166 MHz (5x) / 2.5 = 66.67 MHz 200 MHz (6x) / 3.0 = 66.67 MHz 233 MHz (7x) / 3.0 = 77.78 MHz 266 MHz (8x) / 3.5 = 76.19 MHz 300 MHz (9x) / 4.0 = 75.0 MHz 6. A DCLK frequency of 135 MHz is derived by setting the display mode to 1280x1024x8 bpp at 75 Hz, using a display image of vertical stripes (1-pixel wide) alternating between black and white with power management disabled. 7. SDRAM max frequency represents the highest frequency that the memory controller can be configured, up to 100 MHz, based on a given core clock frequency: 166 MHz (5x) / 2.0 = 83.3 MHz 200 MHz (6x) / 2.0 = 100.0 MHz 233 MHz (7x) / 2.5 = 93.3 MHz 266 MHz (8x) / 3.0 = 88.9 MHz 300 MHz (9x) / 3.0 = 100.0 MHz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |