 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SC1100 Datasheet(PDF) 130 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
SC1100 Datasheet(HTML) 130 Page - National Semiconductor (TI) |
|
|
130 / 348 page  www.national.com 130 Revision 1.1 Core Logic Module (Continued) 5.2.6.3 Programmable Interrupt Controller The Core Logic module contains two 8259A-equivalent programmable interrupt controllers, with eight interrupt request lines each, for a total of 16 interrupts. The two con- trollers are cascaded internally, and two of the interrupt request inputs are connected to the internal circuitry. This allows a total of 13 externally available interrupt requests. See Figure 5-9. Each Core Logic IRQ signal can be individually selected as edge- or level-sensitive. The four PCI interrupt signals may be routed internally to any PIC IRQ. . Figure 5-8. PIC Interrupt Controllers Two interrupts are available externally depending upon selected ball multiplexing: 1) IRQ15 (ball AF19, muxed with GPIO11+RI#), 2) IRQ14 (ball AC6) More of the IRQs are available through the use of SERIRQ (ball A24, muxed with GPIO39) function. See Table 5-4. The Core Logic module allows PCI interrupt signals INTA# (ball AD26), INTB# (ball W24), INTC# (ball Y24, muxed with GPIO19) and INTD# (ball V24) to be routed internally to any IRQ signal. The routing can be modified through Core Logic module’s configuration registers. If this is done, the IRQ input must be configured to be level- rather than edge-sensitive. IRQ inputs may be individually pro- grammed to be active low, level-sensitive with the Interrupt Sensitivity configuration registers at I/O address space 4D0h and 4D1h. PCI interrupt configuration is discussed in further detail in “PCI Compatible Interrupts” on page 131. IR0 IR1 IR2 IR3 IR4 IR5 IR6 IR7 IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 Internal FPU 8254 Timer 0 RTC_IRQ# IR0 IR1 IR2 IR3 IR4 IR5 IR6 IR7 IRQ8# IRQ9 IRQ10 IRQ11 IRQ12 IRQ13 IRQ14 IRQ15 INTR Table 5-4. PIC Interrupt Mapping Master IRQ Mapping IRQ0 Connected to the OUT0 (system timer) of the internal 8254 PIT. IRQ2 Connected to the slave’s INTR for a cas- caded configuration. IRQ8# Connected to internal real-time clock. IRQ13 Connected to the FPU interface of the GX1 module. IRQ15 Interrupts available to other functions IRQ14 IRQ12 IRQ11 IRQ10 IRQ9 IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 IRQ1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
