GX1 datasheet(129/247 Pages) NSC

129 / 247 page

Revision 1.0

129

www.national.com

Integrated Functions (Continued)

4.4.6

Graphics Pipeline Register Descriptions

The graphics pipeline maps 200h locations starting at

GX_BASE+8100h. Refer to Section 4.1.2 “Control Regis-

ters” on page 99 for instructions on accessing these regis-

ters. Table 4-23 summarizes the graphics pipeline registers

and Table 4-24 gives detailed register/bit formats.

Table 4-23. Graphics Pipeline Configuration Register Summary

GX_BASE+

Memory Offset

Type

Name / Function

Default Value

8100h-8103h

R/W

GP_DST/START_Y/XCOOR

Destination/Starting Y and X Coordinates Register: In BLT mode this register

specifies the destination Y and X positions for a BLT operation. In Vector mode it

specifies the starting Y and X positions in a vector.

00000000h

8104-8107h

R/W

GP_WIDTH/HEIGHT and GP_VECTOR_LENGTH/INIT_ERROR

Width/Height or Vector Length/Initial Error Register: In BLT mode this register

specifies the BLT width and height in pixels. In Vector mode it specifies the vector

initial error and pixel length.

00000000h

8108h-810Bh

R/W

GP_SRC_X/YCOOR and GP_AXIAL/DIAG_ERROR

Source X/Y Coordinate Axial/Diagonal Error Register: In BLT mode this register

specifies the BLT X and Y source. In Vector mode it specifies the axial and diago-

nal error for rendering a vector.

00000000h

810Ch-810Fh

R/W

GP_SRC_COLOR_0 and GP_SRC_COLOR_1

Source Color Register: Determines the colors used when expanding mono-

chrome source data in either the 8-bpp mode or the 16-bpp mode.

00000000h

8110h-8113h

R/W

GP_PAT_COLOR_0 and GP_PAT_COLOR_1

Graphics Pipeline Pattern Color Registers 0 and 1: These two registers determine

the colors used when expanding pattern data.

00000000h

8114h-8117h

R/W

GP_PAT_COLOR_2 and GP_PAT_COLOR_3

Graphics Pipeline Pattern Color Registers 2 and 3:These two registers determine

the colors used when expanding pattern data.

00000000h

8120h-8123h

R/W

GP_PAT_DATA 0 through 3

Graphics Pipeline Pattern Data Registers 0 through 3: Together these registers

contain 128 bits of pattern data.

GP_PAT_DATA_0 corresponds to bits [31:0] of the pattern data.

GP_PAT_DATA_1 corresponds to bits [63:32] of the pattern data.

GP_PAT_DATA_2 corresponds to bits [95:64] of the pattern data.

GP_PAT_DATA_3 corresponds to bits [127:96] of the pattern data.

00000000h

8124h-8127h

R/W

00000000h

8128h-812Bh

R/W

00000000h

812Ch-812Fh

R/W

00000000h

8140h-8143h1

R/W

GP_VGA_WRITE

Graphics Pipeline VGA Write Patch Control Register: Controls the VGA memory

write path in the graphics pipeline.

xxxxxxxxh

8144h-8147h1

R/W

GP_VGA_READ

Graphics Pipeline VGA Read Patch Control Register: Controls the VGA memory

read path in the graphics pipeline.

00000000h

8200h-8203h

R/W

GP_RASTER_MODE

Graphics Pipeline Raster Mode Register: This register controls the manipulation

of the pixel data through the graphics pipeline. Refer to Section 4.4.5 “Raster

Operations” on page 128.

00000000h

8204h-8207h

R/W

GP_VECTOR_MODE

Graphics Pipeline Vector Mode Register: Writing to this register initiates the ren-

dering of a vector.

00000000h

8208h-820Bh

R/W

GP_BLT_MODE

Graphics Pipeline BLT Mode Register: Writing to this initiates a BLT operation.

00000000h

GX1 Datasheet(PDF) 129 Page - National Semiconductor (TI)

GX1 Datasheet(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL