Electronic Components Datasheet Search
  English  ▼

X  

HC05 Datasheet(PDF) 76 Page - Motorola, Inc

Part # HC05
Description  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 Datasheet(HTML) 76 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 72Page - Motorola, Inc HC05 Datasheet HTML 73Page - Motorola, Inc HC05 Datasheet HTML 74Page - Motorola, Inc HC05 Datasheet HTML 75Page - Motorola, Inc HC05 Datasheet HTML 76Page - Motorola, Inc HC05 Datasheet HTML 77Page - Motorola, Inc HC05 Datasheet HTML 78Page - Motorola, Inc HC05 Datasheet HTML 79Page - Motorola, Inc HC05 Datasheet HTML 80Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 232 page
background image
MOTOROLA
5-14
MC68HC05X16
Rev. 1
MOTOROLA CAN MODULE (MCAN)
5
5.3.6
MCAN acceptance mask register (CACM)
The acceptance mask register specifies which of the corresponding bits in the acceptance code
register are relevant for acceptance filtering.
Note:
This register can only be accessed when the reset request bit in the CCNTRL register
is set.
AM0 – AM7 — Acceptance mask bits
When a particular bit in this register is clear this indicates that the corresponding bit in the
acceptance code register must be the same as its identifier bit, before a match will be detected.
The message will be accepted if all such bits match. When a bit is set, it indicates that the state of
the corresponding bit in the acceptance code register will not affect whether or not the message
is accepted.
1 (set)
–
Ignore corresponding acceptance code register bit.
0 (clear) –
Match corresponding acceptance code register and identifier bits.
5.3.7
MCAN bus timing register 0 (CBT0)
Note:
This register can only be accessed when the reset request bit in the CCNTRL register
is set.
SJW1, SJW0 — Synchronization jump width bits
The synchronization jump width defines the maximum number of system clock (tSCL) cycles by
which a bit may be shortened, or lengthened, to achieve resynchronization on data transitions on
the bus (see Table 5-1).
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
MCAN acceptance mask (CACM)
$0025
AM7
AM6
AM5
AM4
AM3
AM2
AM1
AM0
Undefined
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
MCAN bus timing 0 (CBT0)
$0026
SJW1
SJW0
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
Undefined
74



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com