Electronic Components Datasheet Search
  English  ▼

X  

HC05 Datasheet(PDF) 17 Page - Motorola, Inc

Part # HC05
Description  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 Datasheet(HTML) 17 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 13Page - Motorola, Inc HC05 Datasheet HTML 14Page - Motorola, Inc HC05 Datasheet HTML 15Page - Motorola, Inc HC05 Datasheet HTML 16Page - Motorola, Inc HC05 Datasheet HTML 17Page - Motorola, Inc HC05 Datasheet HTML 18Page - Motorola, Inc HC05 Datasheet HTML 19Page - Motorola, Inc HC05 Datasheet HTML 20Page - Motorola, Inc HC05 Datasheet HTML 21Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 232 page
background image
MC68HC05X16
Rev. 1
MOTOROLA
ix
LIST OF FIGURES
Figure
Number
Page
Number
TITLE
LIST OF FIGURES
1-1
MC68HC05X16 block diagram ............................................................................... 1-4
2-1
Bootstrap mode function selection flow chart......................................................... 2-2
2-2
MC68HC05X16 ‘jump to any address’ schematic diagram..................................... 2-4
2-3
MC68HC05X16 ‘load program in RAM and execute’ schematic diagram............... 2-5
2-4
STOP and WAIT flow charts................................................................................... 2-9
2-5
Slow mode divider block diagram ........................................................................... 2-10
2-6
Oscillator connections ............................................................................................ 2-14
2-7
Oscillator divider block diagram.............................................................................. 2-15
3-1
Memory map of the MC68HC05X16 ...................................................................... 3-2
3-2
MCAN module memory map .................................................................................. 3-3
4-1
Standard I/O port structure..................................................................................... 4-2
4-2
ECLK timing diagram ............................................................................................. 4-3
4-3
Port logic levels ...................................................................................................... 4-7
5-1
MCAN block diagram.............................................................................................. 5-1
5-2
MCAN frame formats.............................................................................................. 5-2
5-3
MCAN module memory map .................................................................................. 5-5
5-4
Oscillator block diagram ......................................................................................... 5-15
5-5
Segments within the bit time .................................................................................. 5-16
5-6
A typical physical interface between the MCAN and the MCAN bus lines ............. 5-23
6-1
16-bit programmable timer block diagram .............................................................. 6-2
6-2
Timer state timing diagram for reset....................................................................... 6-13
6-3
Timer state timing diagram for input capture .......................................................... 6-13
6-4
Timer state timing diagram for output compare...................................................... 6-14
6-5
Timer state timing diagram for timer overflow......................................................... 6-14
7-1
Serial communications interface block diagram ..................................................... 7-2
7-2
SCI rate generator division ..................................................................................... 7-4
7-3
Data format............................................................................................................. 7-5
7-4
SCI examples of start bit sampling technique ........................................................ 7-7
7-5
SCI sampling technique used on all bits ................................................................ 7-7
7-6
Artificial start following a framing error ................................................................... 7-8
7-7
SCI start bit following a break................................................................................. 7-8
7-8
SCI example of synchronous and asynchronous transmission .............................. 7-9
7-9
SCI data clock timing diagram (M=0) ..................................................................... 7-12
15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com