Electronic Components Datasheet Search
  English  ▼

X  

GX1 Datasheet(PDF) 152 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # GX1
Description  Processor Series Low Power Integrated x86 Solution
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

GX1 Datasheet(HTML) 152 Page - National Semiconductor (TI)

Back Button GX1 Datasheet HTML 148Page - National Semiconductor (TI) GX1 Datasheet HTML 149Page - National Semiconductor (TI) GX1 Datasheet HTML 150Page - National Semiconductor (TI) GX1 Datasheet HTML 151Page - National Semiconductor (TI) GX1 Datasheet HTML 152Page - National Semiconductor (TI) GX1 Datasheet HTML 153Page - National Semiconductor (TI) GX1 Datasheet HTML 154Page - National Semiconductor (TI) GX1 Datasheet HTML 155Page - National Semiconductor (TI) GX1 Datasheet HTML 156Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 247 page
background image
www.national.com
152
Revision 1.0
Integrated Functions (Continued)
GX_BASE+8348h-834Bh
DC_V_TIMING_3 Register (R/W) (Locked)
Default Value = xxxxxxxxh
31:27
RSVD
Reserved: Set to 0.
26:16
V_SYNC_END
Vertical Sync End: The line at which the CRT vertical sync signal becomes inactive minus 1.
15:11
RSVD
Reserved: Set to 0.
10:0
V_SYNC_START
Vertical Sync Start: The line at which the CRT vertical sync signal becomes active minus 1. For
interlaced display, note that the vertical counter is incremented twice during each line and since there
are an odd number of lines, the vertical sync pulse will trigger in the middle of a line for one field and
at the end of a line for the subsequent field.
Note:
These values are specified in lines.
GX_BASE+834Ch-834Fh
DC_FP_V_TIMING Register (R/W) (Locked)
Default Value = xxxxxxxxh
31:27
RSVD
Reserved: Set to 0.
26:16
FP_V_SYNC
_END
Flat Panel Vertical Sync End: The line at which the flat panel vertical sync signal becomes inactive
minus 2. Note that the internal flat panel vertical sync is latched by the flat panel horizontal sync prior
to being output to the panel.
15:11
RSVD
Reserved: Set to 0.
10:0
FP_VSYNC
_START
Flat Panel Vertical Sync Start: The line at which the internal flat panel vertical sync signal becomes
active minus 2. Note that the internal flat panel vertical sync is latched by the flat panel horizontal
sync prior to being output to the panel.
Note: These values are specified in lines.
Table 4-31. Display Controller Timing Registers (Continued)
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com