Electronic Components Datasheet Search
  English  ▼

X  

GX1 Datasheet(PDF) 153 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # GX1
Description  Processor Series Low Power Integrated x86 Solution
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

GX1 Datasheet(HTML) 153 Page - National Semiconductor (TI)

Back Button GX1 Datasheet HTML 149Page - National Semiconductor (TI) GX1 Datasheet HTML 150Page - National Semiconductor (TI) GX1 Datasheet HTML 151Page - National Semiconductor (TI) GX1 Datasheet HTML 152Page - National Semiconductor (TI) GX1 Datasheet HTML 153Page - National Semiconductor (TI) GX1 Datasheet HTML 154Page - National Semiconductor (TI) GX1 Datasheet HTML 155Page - National Semiconductor (TI) GX1 Datasheet HTML 156Page - National Semiconductor (TI) GX1 Datasheet HTML 157Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 247 page
background image
Revision 1.0
153
www.national.com
Integrated Functions (Continued)
4.5.11 Cursor Position and Miscellaneous Registers
The Cursor Position registers contain pixel coordinate
information for the cursor. These values are not latched by
the timing generator until the start of the frame to avoid
tearing artifacts when moving the cursor.
The Cursor Position group consists of two 32-bit registers
located at GX_BASE+8350h and GX_BASE+8358h.
These registers are summarized in Table 4-28 on page
141, and Table 4-32 gives their bit formats.
Table 4-32. Display Controller Cursor Position Registers
Bit
Name
Description
GX_BASE+8350h-8353h
DC_CURSOR_X Register (R/W)
Default Value = xxxxxxxxh
31:16
RSVD
Reserved: Set to 0.
15:11
X_OFFSET
X Offset: The X pixel offset within the 32x32 cursor pattern at which the displayed portion of the cur-
sor is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for
which the "hot spot" is not at the left edge of the pattern, it may be necessary to display the rightmost
pixels of the cursor only as the cursor moves close to the left edge of the display.
10:0
CURSOR_X
Cursor X: The X coordinate of the pixel at which the upper left corner of the cursor is to be displayed.
This value is referenced to the screen origin (0,0) which is the pixel in the upper left corner of the
screen.
GX_BASE+8354h-8357h
DC_V_LINE_CNT Register (RO)
Default Value = xxxxxxxxh
31:11
RSVD
Reserved (Read Only)
10:0
V_LINE_CNT
(RO)
Vertical Line Count (Read Only): This value is the current scanline of the display.
Note:
The value in this register is driven directly off of the DCLK, and is not synchronized with the CPU clock. Software should
read this register twice and compare the two results to ensure that the value is not in transition.
GX_BASE+8358h-835Bh
DC_CURSOR_Y Register (R/W)
Default Value = xxxxxxxxh
31:16
RSVD
Reserved: Set to 0.
15:11
Y_OFFSET
Y Offset: The Y line offset within the 32x32 cursor pattern at which the displayed portion of the cursor
is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for
which the "hot spot" is not at the top edge of the pattern, it may be necessary to display the bottom-
most lines of the cursor only as the cursor moves close to the top edge of the display. If this value is
nonzero, the CUR_START_OFFSET must be set to point to the first cursor line to be displayed.
10
RSVD
Reserved: Set to 0.
9:0
CURSOR_Y
Cursor Y: The Y coordinate of the line at which the upper left corner of the cursor is to be displayed.
This value is referenced to the screen origin (0,0) which is the pixel in the upper left corner of the
screen.
This field is alternately used as the line-compare value for a newly-programmed frame buffer start off-
set. This is necessary for VGA programs that change the start offset in the middle of a frame. In order
to use this function, the hardware cursor function should be disabled.
GX_BASE+835Ch-835Fh
DC_SS_LINE_CMP Register (R/W)
Default Value = xxxxxxxxh
31:11
RSVD
Reserved: Set to 0.
10:0
SS_LINE
_CMP
Split-Screen Line Compare: This is the line count at which the lower screen begins in a VGA split-
screen mode.
Note:
When the internal line counter hits this value, the frame buffer address is reset to 0. This function is enabled with the SSLC
bit in the DC_GENERAL_CFG register (see Table 4-29 on page 144).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com