Electronic Components Datasheet Search
  English  ▼

X  

AD9166 Datasheet(PDF) 86 Page - Analog Devices

Part # AD9166
Description  DC to 9 GHz Vector Signal Generator
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9166 Datasheet(HTML) 86 Page - Analog Devices

Back Button AD9166 Datasheet HTML 82Page - Analog Devices AD9166 Datasheet HTML 83Page - Analog Devices AD9166 Datasheet HTML 84Page - Analog Devices AD9166 Datasheet HTML 85Page - Analog Devices AD9166 Datasheet HTML 86Page - Analog Devices AD9166 Datasheet HTML 87Page - Analog Devices AD9166 Datasheet HTML 88Page - Analog Devices AD9166 Datasheet HTML 89Page - Analog Devices AD9166 Datasheet HTML 90Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 138 page
background image
AD9166
Data Sheet
Rev. 0 | Page 86 of 138
Hex.
Addr.
Register Name
Bit
No.
Bit Name
Settings
Description
Reset
Access
[3:0] INTERP_MODE
Interpolation mode. For
proper operation of the
JESD204B data link, this signal
must only be programmed
while the QBD is held in soft
reset (Register 0x475, Bit 3),
and must not be changed
during normal operation.
0x1
R/W
0000 1× (bypass).
0001 2×.
0010 3×.
0011 4×.
0100 6×.
0101 8×.
0110 12×.
0111 16×.
1000 24×.
0x111
DATAPATH_CFG
7
INVSINC_EN
Inverse sinc filter enable.
0x0
R/W
0 Disable inverse sinc filter.
1 Enable inverse sinc filter.
6
NCO_EN
Modulation enable.
0x0
R/W
0 Disable NCO.
1Enable NCO.
5
Reserved
Reserved.
0x0
R
4
FILT_BW
Datapath filter bandwidth.
0x0
R/W
0 Filter bandwidth is 80%.
1 Filter bandwidth is 90%.
3
Reserved
Reserved.
0x0
R
2
MODULUS_EN
Modulus DDS enable.
0x0
R/W
0 Disable modulus DDS.
1 Enable modulus DDS.
1
SEL_SIDEBAND
Selects upper or lower
sideband from modulation
result.
0x0
R/W
0 Use upper sideband.
1 Use lower sideband = spectral
flip.
0
FIR85_FILT_EN
FIR85 filter enable.
0x0
R/W
0x113
FTW_UPDATE
7
Reserved
Reserved.
0x0
R
[6:4] FTW_REQ_MODE
Frequency tuning word (FTW)
automatic update mode.
0x0
R/W
000 No automatic requests are
generated when the FTW
registers are written.
001 Automatically generate
FTW_LOAD_REQ after FTW0 is
written.
010 Automatically generate
FTW_LOAD_REQ after FTW1 is
written.
011 Automatically generate
FTW_LOAD_REQ after FTW2 is
written.
100 Automatically generate
FTW_LOAD_REQ after FTW3 is
written.
101 Automatically generate
FTW_LOAD_REQ after FTW4 is
written.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com