Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PM5356 Datasheet(PDF) 3 Page - PMC-Sierra, Inc

Part # PM5356
Description  SATURN USER NETWORK INTERFACE (622-MAX)
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5356 Datasheet(HTML) 3 Page - PMC-Sierra, Inc

  PM5356 Datasheet HTML 1Page - PMC-Sierra, Inc PM5356 Datasheet HTML 2Page - PMC-Sierra, Inc PM5356 Datasheet HTML 3Page - PMC-Sierra, Inc PM5356 Datasheet HTML 4Page - PMC-Sierra, Inc PM5356 Datasheet HTML 5Page - PMC-Sierra, Inc PM5356 Datasheet HTML 6Page - PMC-Sierra, Inc PM5356 Datasheet HTML 7Page - PMC-Sierra, Inc PM5356 Datasheet HTML 8Page - PMC-Sierra, Inc PM5356 Datasheet HTML 9Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 307 page
background image
RELEASED
S/UNI-622-MAX
PMC-Sierra, Inc.
PM5356
S/UNI-622-MAX
DATASHEET
PMC-1980589
ISSUE 6
SATURN USER NETWORK INTERFACE (622-MAX)
PMC-Sierra, Inc.
105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000
ISSUE
DATE
DETAIL
5
Dec, 1999
#1
Modified section 9.4 (UTOPIA pin description) and
section 14.2 (Functional timing) to reflect operation of the RCA
signal
#2
DC characteristics update (Section 16)
#3
Registers updated with correct defaults and descriptions:
Register 0X01, Bit 4 (TFPEN), Defaults To 1, Not 0
Register 0X08, Description Incorrect
Register 0X09 Description Incorrect
New Register 0XFC: Concatenation Status And Enable
New Register 0XFD: Concatenation Interrupt Status
New Register Bit Required For OC-3 Operation (Register 0X07)
Register 0X5E Bit 5 (RTYPE) should be set to zero for
improved Jitter Tolerance
Register 0X00 Type Bits Incorrect
Loss Of Multi-frame Tributary AIS (LOMTUAIS) Bit 2 Incorrectly
Stated In Register 0X0D
#4
APS pin description modified
#6
Updated TFCLK timing specifications, RFCLK timing
specifications
#7
Diagnostic Loop-back Clarification
#8
Bit Error Rate Monitor Table Update
#9
Receive Data Requires 3 RFCLK Cycles Before
Becoming Valid (Utopia Level 3 Only)
#11
Receive Line AIS Insertion Is Not Gated By ALLONES
#12
Large Power Supply Glitch (Beyond Specification) Can
Cause Clock Synthesis Unit To Lose Lock To Reference.
4
January 4,
1999
Corrected wrong pin number assignments in pin description.
3
Dec 15,
1999
General update
2
Aug 30,
1998
Re-organized registers. Removed UDF. Update pin list and
block diagram. Add preliminary simulation and test sections
text.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com