Electronic Components Datasheet Search
  English  ▼

X  

PM5356 Datasheet(PDF) 65 Page - PMC-Sierra, Inc

Part # PM5356
Description  SATURN USER NETWORK INTERFACE (622-MAX)
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5356 Datasheet(HTML) 65 Page - PMC-Sierra, Inc

Back Button PM5356 Datasheet HTML 61Page - PMC-Sierra, Inc PM5356 Datasheet HTML 62Page - PMC-Sierra, Inc PM5356 Datasheet HTML 63Page - PMC-Sierra, Inc PM5356 Datasheet HTML 64Page - PMC-Sierra, Inc PM5356 Datasheet HTML 65Page - PMC-Sierra, Inc PM5356 Datasheet HTML 66Page - PMC-Sierra, Inc PM5356 Datasheet HTML 67Page - PMC-Sierra, Inc PM5356 Datasheet HTML 68Page - PMC-Sierra, Inc PM5356 Datasheet HTML 69Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 307 page
background image
RELEASED
S/UNI-622-MAX
PMC-Sierra, Inc.
PM5356
S/UNI-622-MAX
DATASHEET
PMC-1980589
ISSUE 6
SATURN USER NETWORK INTERFACE (622-MAX)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
55
Figure 6: HCS Verification State Diagram
DETECTION
MODE
ATM DELINEATION
SYNC STATE
CORRECTION
MODE
No Errors Detected
In M Cells
(Pass M Cell)
Apparent Multi-Bit Error
(Drop Cell)
Errors
Detected
(Drop Cell)
No Errors
Detected
(Pass Cell)
ALPHA
consecutive
incorrect HCS's
(To HUNT state)
DELTA
consecutive
correct HCS's
(From PRESYNC
state)
Single-Bit Error
(Correct Error
and Pass Cell)
th
No Errors Detected
(Pass Cell)
Performance Monitor
The Performance Monitor consists of two 8-bit saturating HCS error event
counters and a 24-bit saturating receive cell counter. The first error counter
accumulates correctable HCS errors, which are HCS single-bit errors, detected
and corrected while the HCS Verification state machine is in the 'Correction
Mode' state. The second error counter accumulates uncorrectable HCS errors,
which are HCS bit errors detected while the HCS Verification state machine is in
the 'Detection Mode' state or HCS bit errors detected but not corrected while the
state machine is in the 'Correction Mode' state. The 24-bit receive cell counter
counts all cells written into the receive FIFO. Filtered cells are not counted.
Each counter may be read through the microprocessor interface. Circuitry is
provided to latch these counters so that their values can be read while
simultaneously resetting the internal counters to 0 or 1, if appropriate, so that a
new period of accumulation can begin without loss of any events. It is intended
that the counter be polled at least once per second so as not to miss any counted
events.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com