Electronic Components Datasheet Search
  English  ▼

X  

PM5356 Datasheet(PDF) 85 Page - PMC-Sierra, Inc

Part # PM5356
Description  SATURN USER NETWORK INTERFACE (622-MAX)
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5356 Datasheet(HTML) 85 Page - PMC-Sierra, Inc

Back Button PM5356 Datasheet HTML 81Page - PMC-Sierra, Inc PM5356 Datasheet HTML 82Page - PMC-Sierra, Inc PM5356 Datasheet HTML 83Page - PMC-Sierra, Inc PM5356 Datasheet HTML 84Page - PMC-Sierra, Inc PM5356 Datasheet HTML 85Page - PMC-Sierra, Inc PM5356 Datasheet HTML 86Page - PMC-Sierra, Inc PM5356 Datasheet HTML 87Page - PMC-Sierra, Inc PM5356 Datasheet HTML 88Page - PMC-Sierra, Inc PM5356 Datasheet HTML 89Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 307 page
background image
RELEASED
S/UNI-622-MAX
PMC-Sierra, Inc.
PM5356
S/UNI-622-MAX
DATASHEET
PMC-1980589
ISSUE 6
SATURN USER NETWORK INTERFACE (622-MAX)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
75
Register 0x03: S/UNI-622-MAX Clock Monitors
Bit
Type
Function
Default
Bit 7
R
TCLKA
X
Bit 6
R
RCLKA
X
Bit 5
R
RFCLKA
X
Bit 4
R
TFCLKA
X
Bit 3
R
Unused
X
Bit 2
R
REFCLKA
X
Bit 1
R
PICLKA
X
Bit 0
R
PTCLKA
X
This register provides activity monitoring of the S/UNI-622-MAX clocks. When a
monitored clock signal makes a low to high transition, the corresponding register
bit is set high. The bit will remain high until this register is read, at which point all
the bits in this register are cleared. A lack of transitions is indicated by the
corresponding register bit reading low. This register should be read at periodic
intervals to detect clock failures.
PTCLKA:
The PTCLK active (PTCLKA) bit monitors for low to high transition on the
PTCLK parallel transmit clock input. PTCLKA is set high on a rising edge of
PTCLK and is set low when this register is read.
PICLKA:
The PICLK active (PICLKA) bit monitors for low to high transition on the
PICLK parallel receive clock input. PICLKA is set high on a rising edge of
PICLK and is set low when this register is read.
REFCLKA:
The REFCLK active (REFCLKA) bit monitors for low to high transition on the
REFCLK CSU-622 and CRU-622 reference clock input. REFCLKA is set high
on a rising edge of REFCLK and is set low when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com