Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PM5356 Datasheet(PDF) 6 Page - PMC-Sierra, Inc

Part # PM5356
Description  SATURN USER NETWORK INTERFACE (622-MAX)
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5356 Datasheet(HTML) 6 Page - PMC-Sierra, Inc

Back Button PM5356 Datasheet HTML 2Page - PMC-Sierra, Inc PM5356 Datasheet HTML 3Page - PMC-Sierra, Inc PM5356 Datasheet HTML 4Page - PMC-Sierra, Inc PM5356 Datasheet HTML 5Page - PMC-Sierra, Inc PM5356 Datasheet HTML 6Page - PMC-Sierra, Inc PM5356 Datasheet HTML 7Page - PMC-Sierra, Inc PM5356 Datasheet HTML 8Page - PMC-Sierra, Inc PM5356 Datasheet HTML 9Page - PMC-Sierra, Inc PM5356 Datasheet HTML 10Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 307 page
background image
RELEASED
S/UNI-622-MAX
PMC-Sierra, Inc.
PM5356
S/UNI-622-MAX
DATASHEET
PMC-1980589
ISSUE 6
SATURN USER NETWORK INTERFACE (622-MAX)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
ii
10.7
TRANSMIT LINE INTERFACE (CSPI-622) .................................................................... 56
10.8
TRANSMIT SECTION OVERHEAD PROCESSOR (TSOP)........................................... 57
10.9
TRANSMIT LINE OVERHEAD PROCESSOR (TLOP) ................................................... 58
10.10
TRANSMIT PATH OVERHEAD PROCESSOR (TPOP) ................................................. 58
10.11
TRANSMIT ATM CELL PROCESSOR (TXCP)............................................................... 60
10.12
ATM UTOPIA SYSTEM INTERFACES ........................................................................... 61
10.13
JTAG TEST ACCESS PORT .......................................................................................... 63
10.14
MICROPROCESSOR INTERFACE................................................................................ 63
11
NORMAL MODE REGISTER DESCRIPTION .............................................................................. 69
12
TEST FEATURES DESCRIPTION.............................................................................................. 227
12.1
MASTER TEST AND TEST CONFIGURATION REGISTERS ...................................... 227
12.2
JTAG TEST PORT........................................................................................................ 230
13
OPERATION ............................................................................................................................... 237
13.1
SONET/SDH FRAME MAPPINGS AND OVERHEAD BYTE USAGE .......................... 237
13.2
ATM CELL DATA STRUCTURE.................................................................................... 242
13.3
SETTING SONET OR SDH MODE OF OPERATION................................................... 243
13.4
BIT ERROR RATE MONITOR ...................................................................................... 245
13.5
AUTO ALARM CONTROL CONFIGURATION.............................................................. 246
13.6
CLOCKING OPTIONS.................................................................................................. 247
13.7
LOOPBACK OPERATION ............................................................................................ 248
13.8
1+1 APS SUPPORT ..................................................................................................... 252
13.9
JTAG SUPPORT .......................................................................................................... 253
13.10
BOARD DESIGN RECOMMENDATIONS .................................................................... 258
13.11
POWER SUPPLIES ..................................................................................................... 259
13.12
INTERFACING TO ECL OR PECL DEVICES............................................................... 262
13.13
CLOCK SYNTHESIS AND RECOVERY....................................................................... 264
13.14
SYSTEM INTERFACE DLL OPERATION..................................................................... 265
14
FUNCTIONAL TIMING................................................................................................................ 267
14.1
PARALLEL LINE INTERFACE ...................................................................................... 267
14.2
ATM UTOPIA LEVEL 2 SYSTEM INTERFACE............................................................. 268
14.3
ATM UTOPIA LEVEL 3 SYSTEM INTERFACE............................................................. 269
15
ABSOLUTE MAXIMUM RATINGS .............................................................................................. 272



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com