Electronic Components Datasheet Search
  English  ▼

X  

PM5356 Datasheet(PDF) 9 Page - PMC-Sierra, Inc

Part # PM5356
Description  SATURN USER NETWORK INTERFACE (622-MAX)
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5356 Datasheet(HTML) 9 Page - PMC-Sierra, Inc

Back Button PM5356 Datasheet HTML 5Page - PMC-Sierra, Inc PM5356 Datasheet HTML 6Page - PMC-Sierra, Inc PM5356 Datasheet HTML 7Page - PMC-Sierra, Inc PM5356 Datasheet HTML 8Page - PMC-Sierra, Inc PM5356 Datasheet HTML 9Page - PMC-Sierra, Inc PM5356 Datasheet HTML 10Page - PMC-Sierra, Inc PM5356 Datasheet HTML 11Page - PMC-Sierra, Inc PM5356 Datasheet HTML 12Page - PMC-Sierra, Inc PM5356 Datasheet HTML 13Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 307 page
background image
RELEASED
S/UNI-622-MAX
PMC-Sierra, Inc.
PM5356
S/UNI-622-MAX
DATASHEET
PMC-1980589
ISSUE 6
SATURN USER NETWORK INTERFACE (622-MAX)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
v
LIST OF FIGURES
FIGURE 1: TYPICAL STS-12C/STM-4-4C ATM (UTOPIA LEVEL 2) SWITCH PORT APPLICATION ........11
FIGURE 2: TYPICAL STS-12C/STM-4-4C ATM (UTOPIA LEVEL 3) SWITCH PORT APPLICATION ........11
FIGURE 3: TYPICAL STS-12C/STM-4-4C S/UNI-622-MAX JITTER TOLERANCE .................................. 42
FIGURE 4: POINTER INTERPRETATION STATE DIAGRAM.................................................................... 48
FIGURE 5: CELL DELINEATION STATE DIAGRAM.................................................................................. 53
FIGURE 6: HCS VERIFICATION STATE DIAGRAM.................................................................................. 55
FIGURE 7: INPUT OBSERVATION CELL (IN_CELL) .............................................................................. 235
FIGURE 8: OUTPUT CELL (OUT_CELL) ................................................................................................ 235
FIGURE 9: BIDIRECTIONAL CELL (IO_CELL) ....................................................................................... 236
FIGURE 10: LAYOUT OF OUTPUT ENABLE AND BIDIRECTIONAL CELLS ......................................... 236
FIGURE 11: ATM MAPPING INTO THE STS-12C/STM-4-4C SPE.......................................................... 237
FIGURE 12: STS-12C/STM-4-4C OVERHEAD ....................................................................................... 238
FIGURE 13: 16-BIT WIDE, 27 WORD ATM CELL STRUCTURE............................................................. 242
FIGURE 14: 8-BIT WIDE, 54 BYTE ATM CELL STRUCTURE................................................................. 243
FIGURE 15: CLOCKING STRUCTURE ................................................................................................... 247
FIGURE 16: LINE LOOPBACK MODE .................................................................................................... 249
FIGURE 17: SERIAL DIAGNOSTIC LOOPBACK MODE......................................................................... 250
FIGURE 18: PARALLEL DIAGNOSTIC LOOPBACK MODE ................................................................... 250
FIGURE 19: PATH DIAGNOSTIC LOOPBACK MODE ............................................................................ 251
FIGURE 20: DATA DIAGNOSTIC LOOPBACK MODE ............................................................................ 251
FIGURE 21: 1+1 APS ARCHITECTURE .................................................................................................. 252
FIGURE 22: BOUNDARY SCAN ARCHITECTURE ................................................................................. 254
FIGURE 23: TAP CONTROLLER FINITE STATE MACHINE ................................................................... 255
FIGURE 24: POWER SUPPLY FILTERING AND DECOUPLING ............................................................ 261
FIGURE 25: POWER SUPPLY COMPONENT LAYOUT ......................................................................... 262
FIGURE 26: INTERFACING S/UNI-622-MAX PECL PINS TO 3.3V DEVICES........................................ 263
FIGURE 27: INTERFACING S/UNI-622-MAX PECL PINS TO 5.0V DEVICES........................................ 264
FIGURE 28: IN FRAME DECLARATION TIMING .................................................................................... 267
FIGURE 29: OUT OF FRAME DECLARATION TIMING .......................................................................... 268
FIGURE 30: PARALLEL TRANSMIT INTERFACE TIMING ..................................................................... 268



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com