Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9531 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9531
Description  3-Channel Clock Generator, 24 Outputs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9531 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9531 Datasheet HTML 6Page - Analog Devices AD9531 Datasheet HTML 7Page - Analog Devices AD9531 Datasheet HTML 8Page - Analog Devices AD9531 Datasheet HTML 9Page - Analog Devices AD9531 Datasheet HTML 10Page - Analog Devices AD9531 Datasheet HTML 11Page - Analog Devices AD9531 Datasheet HTML 12Page - Analog Devices AD9531 Datasheet HTML 13Page - Analog Devices AD9531 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 88 page
background image
AD9531
Data Sheet
PLL1 Output Timing Skew Matrix (HSTL Mode)
Entries in Table 8 are typical with units of pico seconds (ps) and only apply with a channel divider input frequency less than 650 MHz.
Any blank cell shown in Table 8 indicates an empty space in the matrix.
Table 8.
OUT1_x1
Group 1A
Group 1B
Group 1C
0
1
2
3
4
5
6
7
8
9
0
20
20
20
100
100
100
100
100
100
1
20
20
100
100
100
100
100
100
2
20
100
100
100
100
100
100
3
100
100
100
100
100
100
4
20
20
20
100
100
5
20
20
100
100
6
20
100
100
7
100
100
8
20
9
1
OUT1_x refers to one of the 10 output channels associated with PLL1.
PLL1 Output Timing Skew Matrix (CMOS Mode)
Entries in Table 9 are typical with units of pico seconds (ps) and only apply with a channel divider input frequency less than 650 MHz.
The typical pin load is 10 pF. Any blank cell shown in Table 9 indicates an empty space in the matrix.
Table 9.
OUT1_x1
Group 1A
Group 1B
Group 1C
0
1
2
3
4
5
6
7
8
9
0
20
20
20
100
100
100
100
100
100
1
20
20
100
100
100
100
100
100
2
20
100
100
100
100
100
100
3
100
100
100
100
100
100
4
20
20
20
100
100
5
20
20
100
100
6
20
100
100
7
100
100
8
20
9
1
OUT1_x refers to one of the 10 output channels associated with PLL1.
PLL1 Output Isolation, Group to Group
Table 10.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
GROUP TO GROUP ISOLATION
Indicates the worst spur occurring in any channel of the
noninterferer groups; all outputs of all groups are active
and configured as HSTL
Group 1A Interferer
65
dB
Group 1A = 153.6 MHz, Group 1B = 122.88 MHz,
Group 1C = 122.88 MHz
Group 1B Interferer
64
dB
Group 1A = 122.88 MHz, Group 1B = 153.6 MHz,
Group 1C = 122.88 MHz
Group 1C Interferer
66
dB
Group 1A = 122.88 MHz, Group 1B = 122.88 MHz,
Group 1C = 153.6 MHz
Rev. 0 | Page 10 of 88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com