Electronic Components Datasheet Search
  English  ▼

X  

AD9531 Datasheet(PDF) 30 Page - Analog Devices

Part # AD9531
Description  3-Channel Clock Generator, 24 Outputs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9531 Datasheet(HTML) 30 Page - Analog Devices

Back Button AD9531 Datasheet HTML 26Page - Analog Devices AD9531 Datasheet HTML 27Page - Analog Devices AD9531 Datasheet HTML 28Page - Analog Devices AD9531 Datasheet HTML 29Page - Analog Devices AD9531 Datasheet HTML 30Page - Analog Devices AD9531 Datasheet HTML 31Page - Analog Devices AD9531 Datasheet HTML 32Page - Analog Devices AD9531 Datasheet HTML 33Page - Analog Devices AD9531 Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 88 page
background image
AD9531
Data Sheet
THEORY OF OPERATION
The AD9531 includes three independent, fully integrated PLLs
that enable three separate frequency translations (PLL1, PLL2,
and PLL3 in Figure 1). The device has a serial programming
interface (SPI) that allows full control of its many features, as well as
multifunction pins enabling the device to power up in one of 16
possible predefined configurations.
Because PLL1, PLL2, and PLL3 are functionally independent, their
descriptions appear in the following three distinct sections:
•
The PLL1—Integer/Fractional-N PLL section
•
The PLL1 Lock Detector section
•
The PLL3 Integer-N PLL section
PLL1—INTEGER/FRACTIONAL-N PLL
PLL1 is a fractional-N PLL that is also capable of operating in
integer mode (see Figure 12).
PLL1 provides two independent reference clock input signals.
The AD9531 supports differential and single-ended operation
for both reference clocks. PLL1 provides 10 outputs segregated
into three groups. Each group has a dedicated channel divider,
allowing the device to produce three different output frequencies
simultaneously. Note that PLL1 is capable of several different loop
configurations; this data sheet describes each configuration
separately.
PLL1
VCO
PFD
SWITCH
OVER
CONTROL
SDM
REF1_Ax
DLD
HOLDOVER
CONTROL
TRISTATE
CHARGE PUMP
1.8V
CHARGE
PUMP
3.3V
CHARGE
PUMP
LOOP 1
LOOP 2
VDD1_3V3
LDOREG1
LDET1/M1
INTERNAL
LOOP FILTER
LF
RFIN_x
TO
CHARGE
PUMPS
OUT1_0x
÷ N1A
÷ N1B
÷ M1
÷ D1A
÷ D1C
÷ D1B
×2
LOOP FILTER COMPONENT (INTERNAL VCO)
LOOP FILTER COMPONENTS + EXTERNAL VCXO
VCXO
3.3V VCXO
LVCMOS (SINGLE-ENDED)
OR
LVPECL (DIFFERENTIAL)
OUTPUT
RZ
R3
C3
CP
REF1_Bx
REF1_SEL
OUT1_1x
OUT1_2x
OUT1_3x
OUT1_4x
OUT1_5x
OUT1_6x
OUT1_7x
OUT1_8x
OUT1_9x
÷ R1
LOOP 3
LOOP 4
3.5GHz TO 3.9GHz
Figure 12. PLL1 Block Diagram
Rev. 0 | Page 30 of 88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com