Electronic Components Datasheet Search
  English  ▼

X  

AD9531 Datasheet(PDF) 13 Page - Analog Devices

Part # AD9531
Description  3-Channel Clock Generator, 24 Outputs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9531 Datasheet(HTML) 13 Page - Analog Devices

Back Button AD9531 Datasheet HTML 9Page - Analog Devices AD9531 Datasheet HTML 10Page - Analog Devices AD9531 Datasheet HTML 11Page - Analog Devices AD9531 Datasheet HTML 12Page - Analog Devices AD9531 Datasheet HTML 13Page - Analog Devices AD9531 Datasheet HTML 14Page - Analog Devices AD9531 Datasheet HTML 15Page - Analog Devices AD9531 Datasheet HTML 16Page - Analog Devices AD9531 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 88 page
background image
Data Sheet
AD9531
PLL1 Spurious Performance
Entries in Table 16 indicate the worst spur measured between dc and 1 GHz on any PLL1 output for the given conditions.
Table 16.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SPURIOUS PERFORMANCE
ROM Profile 4
−85
dBc
PLL1: fR = 122.88 MHz, fLOOP = 300 kHz; PLL2: fR = 50 MHz
ROM Profile 5
−85
dBc
PLL1: fR = 10 MHz, fVCXO = 122.88 MHz, fLOOP = 100 Hz; PLL2: fR = 50 MHz
PLL1 Start-Up Time
Table 17.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
START-UP TIME—INTERNAL VCO
Time from application of power (90% of
nominal) to first output clock edge after PLL1
is locked and the outputs are synchronized
fR = 122.88 MHz, fOUT = 122.88 MHz, fPFD = 122.88
MHz, fLOOP = 300 kHz
25
ms
fR = 10 MHz, fOUT = 122.88 MHz, fPFD = 10 MHz,
fLOOP = 90 kHz, Fractional-N PLL Mode
35
ms
START-UP TIME—EXTERNAL VCXO
Time from application of power (90% of
nominal) to first output clock edge after PLL1
is locked
fR = 10 MHz, fOUT = 122.88 MHz, fPFD = 80 kHz,
fLOOP = 130 Hz
840
ms
PLL2 CHARACTERISTICS
PLL2 Reference Input (REF2_x)
Table 18.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE CLOCK INPUT PATH
Input Frequency Range
9.5
250
MHz
Input Sensitivity
200
mV p-p
Input Slew Rate
100
V/μs
Minimum limit imposed for jitter performance
Common-Mode Internally Generated
Bias Voltage
1.1
V
Hysteresis
95
mV
Differential Input Capacitance
3
pF
Differential Input Resistance
1
kΩ
Duty Cycle
45
55
%
Required for input frequencies below 20 MHz when ×2
frequency multiplier is in use
CRYSTAL MOTIONAL RESISTANCE
100
Use a fundamental mode AT-cut crystal when operating
REF2_x as a crystal resonator input
Rev. 0 | Page 13 of 88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com