Electronic Components Datasheet Search
  English  ▼

X  

AD9531 Datasheet(PDF) 19 Page - Analog Devices

Part # AD9531
Description  3-Channel Clock Generator, 24 Outputs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9531 Datasheet(HTML) 19 Page - Analog Devices

Back Button AD9531 Datasheet HTML 15Page - Analog Devices AD9531 Datasheet HTML 16Page - Analog Devices AD9531 Datasheet HTML 17Page - Analog Devices AD9531 Datasheet HTML 18Page - Analog Devices AD9531 Datasheet HTML 19Page - Analog Devices AD9531 Datasheet HTML 20Page - Analog Devices AD9531 Datasheet HTML 21Page - Analog Devices AD9531 Datasheet HTML 22Page - Analog Devices AD9531 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 88 page
background image
Data Sheet
AD9531
PLL3 Spurious Performance
Entries in Table 31 indicate the worst spur measured between dc and 600 MHz on OUT3_1P for the given conditions.
Table 31.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SPURIOUS PERFORMANCE
ROM Profile 4
PLL1: fR = 122.88 MHz, fLOOP = 300 kHz; PLL2: fR = 50 MHz
OUT2_0 to OUT2_4
−61
dBc
OUT2_5 to OUT2_7
−69
dBc
OUT2_8 to OUT2_11
−78
dBc
ROM Profile 5
PLL1: fR = 10 MHz, fVCXO = 122.88 MHz, fLOOP = 100 Hz; PLL2:
fR = 50 MHz; PLL3: fR = 10 MHz, CLOAD = 10 pF on OUT3_1P
OUT2_0
−76
dBc
OUT2_1
−65
dBc
OUT2_2 to OUT2_3
−69
dBc
OUT2_4 to OUT2_11
−79
dBc
PLL3 Jitter Generation
Unless otherwise specified the following test conditions apply: PLL1 configured with OUT1_0 to OUT1_9 operating at 122.88 MHz in HSTL
mode; PLL2 configured with fREF = 50 MHz, fVCO = 2.5 GHz, and OUT2_0 to OUT2_11 operating at 125 MHz in HSTL mode; PLL3
configured for single loop operation with OUT3_0 disabled. Measurements are valid with the PLL2 input reference locked to an integer
multiple of the PLL3 input reference frequency to within 4.8 ppm.
Table 32.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
JITTER GENERATION
fR = 25 MHz; fOUT = 100 MHz
OUT1_8x and OUT1_9x Disabled
1.78
ps rms
OUT1_8x and OUT1_9x Active
3.17
ps rms
fR = 10 MHz; fOUT = 125 MHz
PLL1 and PLL2 Powered Down
2.69
ps rms
OUT1_8x and OUT1_9x Disabled
2.95
ps rms
OUT1_8x and OUT1_9x Active
5.20
ps rms
PLL3 Start-Up Time
The PPL3 start-up time is the time from the application of power (90% of nominal) to the first output clock edge (PLL3 is locked and the
outputs are synchronized).
Table 33.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
START-UP TIME
fR = 10 MHz, fOUT = 25 MHz, fPFD = 10 MHz
20
ms
Rev. 0 | Page 19 of 88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com