| Electronic Components Datasheet Search |
|
BT8376EPF Datasheet(PDF) 166 Page - Synaptics Incorporated. |
|
|
|||||||||||||||||||||||||||||
BT8376EPF Datasheet(HTML) 166 Page - Synaptics Incorporated. |
|
166 / 323 page ![]() Bt8370/8375/8376 3.8 Receiver Registers Fully Integrated T1/E1 Framer and Line Interface 3-48 Conexant N8370DSE RLOFD–RLOFA RX Reframe Criteria—Determines the number of frame errors the online framer must detect before declaring a loss of frame alignment [ALM1; addr 047]. Refer to the Receive Framer mode in [RFRAME; addr 001] (Table 2-3, Criteria for Loss/Recovery of Receive Framer Alignment) to find which frame bits are monitored. RZCS Receive B8ZS/HDB3 Zero Code Substitution (affects only BPV/LCV/EXZ counting)—When set, the ZCS decoder does not include bipolar violations received as part of a B8ZS/HDB3 code in the LCV error count [addr 054, 055]. Otherwise, all bipolar violations are counted. EXZ detection criteria is either 8 or 16 consecutive zeros, depending on the RZCS configuration. 0 = ZCS decoder reports all occurrences of BPV; also selects EXZ = 16 zeros 1 = ZCS decoder does not report BPVs received as part of ZCS; also selects EXZ = 8 zeros 041—Receive Test Pattern Configuration (RPATT) RESEED Re-seed PRBS Sync Detector (auto clear)—If BSTART is active high, writing a one to RESEED forces the PRBS sync detector to reseed and search for test pattern sync [PSYNC; addr 00B]. The reseed and search algorithm remains active until a test pattern sync is found. 0 = no effect 1 = reseed and search for test pattern sync When inverted data mode is selected, initiating RESEED [RPATT; addr 041] while receiving all 1s will cause false pattern sync. In such cases, check receive slip buffers to see if not all 1s is being received, then re-enable RESEED. BSTART Enable PRBS Detector and Start Counting PRBS Bit Errors—BERR [addr 058, 059] counting is enabled when BSTART is active high and a pattern sync is found [PSYNC=1; addr 00B]; otherwise, the BERR counter holds its present value until cleared by a processor read. 0 = PRBS detector disabled and BERR stops counting 1 = enable PRBS detector and BERR counter T1/E1N RLOFD–A Reframe Criteria 0 0100 3 Consecutive FAS or 915 CRC errors 0 1100 3 Consecutive FAS Errors 1 0001 2 out of 4 F-bit errors 1 0010 2 out of 5 F-bit errors 1 0100 2 out of 6 F-bit errors NOTE: Other RLOFD–RLOFA combinations are invalid. RAIS and RLOF status is disabled if RLOFD–RLOFA equal all zeros. 7 6 5 4 3 2 1 0 —— RESEED BSTART FRAMED ZLIMIT RPATT[1] RPATT[0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |