Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9166 Datasheet(PDF) 103 Page - Analog Devices

Part # AD9166
Description  DC to 9 GHz Vector Signal Generator
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9166 Datasheet(HTML) 103 Page - Analog Devices

Back Button AD9166 Datasheet HTML 99Page - Analog Devices AD9166 Datasheet HTML 100Page - Analog Devices AD9166 Datasheet HTML 101Page - Analog Devices AD9166 Datasheet HTML 102Page - Analog Devices AD9166 Datasheet HTML 103Page - Analog Devices AD9166 Datasheet HTML 104Page - Analog Devices AD9166 Datasheet HTML 105Page - Analog Devices AD9166 Datasheet HTML 106Page - Analog Devices AD9166 Datasheet HTML 107Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 138 page
background image
Data Sheet
AD9166
Rev. 0 | Page 103 of 138
Hex.
Addr.
Register Name
Bit
No.
Bit Name
Settings
Description
Reset
Access
0x334
JESD_BIT_INVERSE_CTRL
[7:0] JESD_BIT_INVERSE
Each bit of this byte inverses
the JESD204B deserialized
data from one specific
JESD204B Rx PHY. The bit
order matches the logical lane
order. For example, Bit 0
controls Lane 0, Bit 1 controls
Lane 1.
0x0
R/W
0x400
DID_REG
[7:0] DID_RD
Received ILAS configuration
on Lane 0. DID is the device ID
number. Link information
received on Lane 0 as
specified in Section 8.3 of
JESD204B.
0x0
R
0x401
BID_REG
[7:0] BID_RD
Received ILAS configuration
on Lane 0. BID is the bank ID,
extension to DID. Link
information received on
Lane 0 as specified in
Section 8.3 of JESD204B.
0x0
R
0x402
LID0_REG
7
Reserved
Reserved.
0x0
R
6
ADJDIR_RD
Received ILAS configuration
on Lane 0. ADJDIR is the
direction to adjust the DAC
LMFC. Link information received
on Lane 0 as specified in
Section 8.3 of JESD204B.
0x0
R
5
PHADJ_RD
Received ILAS configuration
on Lane 0. PHADJ is the phase
adjustment request to DAC.
Link information received on
Lane 0 as specified in
Section 8.3 of JESD204B.
0x0
R
[4:0] LL_LID0
Received ILAS LID
configuration on Lane 0. LID0
is the lane identification for
Lane 0. Link information
received on Lane 0 as specified
in Section 8.3 of JESD204B.
0x0
R
0x403
SCR_L_REG
7
SCR_RD
Received ILAS configuration
on Lane 0. SCR is the Tx
scrambling status. Link
information received on
Lane 0 as specified in
Section 8.3 of JESD204B.
0x0
R
0 Scrambling is disabled.
1 Scrambling is enabled.
[6:5] Reserved
Reserved.
0x0
R
[4:0] L_RD
Received ILAS configuration
on Lane 0. L is the number of
lanes per converter device.
Link information received on
Lane 0 as specified in
Section 8.3 of JESD204B.
0x0
R
00000 1 lane per converter device.
00001 2 lanes per converter device.
00011 4 lanes per converter device.
00111 8 lanes per converter device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com