| Electronic Components Datasheet Search |
|
HC05 Datasheet(PDF) 166 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
HC05 Datasheet(HTML) 166 Page - Motorola, Inc |
|
166 / 232 page ![]() MOTOROLA 12-4 MC68HC05X16 Rev. 1 ELECTRICAL SPECIFICATIONS 12 12.3 A/D converter characteristics (1) Performance verified down to 2.5V ∆VR, but accuracy is tested and guaranteed at ∆VR = 5V±10%. (2) Source impedances greater than 10k Ω will adversely affect internal charging time during input sampling. (3) The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 9-2). Table 12-3 A/D characteristics (VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = –40°C to +125°C) Characteristic Parameter Min Max Unit Resolution Number of bits resolved by the A/D 8 — Bit Non-linearity Max deviation from the best straight line through the A/D transfer characteristics (VRH = VDD and VRL = 0V) — ± 0.5 LSB Quantization error Uncertainty due to converter resolution — ± 0.5 LSB Absolute accuracy Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors — ± 1 LSB Conversion range Analog input voltage range VRL VRH V VRH Maximum analog reference voltage VRL VDD + 0.1 V VRL Minimum analog reference voltage VSS – 0.1 VRH V ∆V R (1) Minimum difference between VRH and VRL 3— V Conversion time Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator — — 32 32 tCYC µs Monotonicity Conversion result never decreases with an increase in input voltage and has no missing codes GUARANTEED Zero input reading Conversion result when VIN = VRL 00 — Hex Full scale reading Conversion result when VIN = VRH —FF Hex Sample acquisition time Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillator(2) — — 12 12 tCYC µs Sample/hold capacitance Input capacitance on PD0/AN0–PD7/AN7 — 12 pF Input leakage(3) Input leakage on A/D pins PD0/AN0–PD7/AN7, VRL, VRH — 1 µA 164 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |