Electronic Components Datasheet Search
  English  ▼

X  

HC05 Datasheet(PDF) 138 Page - Motorola, Inc

Part # HC05
Description  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 Datasheet(HTML) 138 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 134Page - Motorola, Inc HC05 Datasheet HTML 135Page - Motorola, Inc HC05 Datasheet HTML 136Page - Motorola, Inc HC05 Datasheet HTML 137Page - Motorola, Inc HC05 Datasheet HTML 138Page - Motorola, Inc HC05 Datasheet HTML 139Page - Motorola, Inc HC05 Datasheet HTML 140Page - Motorola, Inc HC05 Datasheet HTML 141Page - Motorola, Inc HC05 Datasheet HTML 142Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 232 page
background image
MOTOROLA
10-4
MC68HC05X16
Rev. 1
RESETS AND INTERRUPTS
10
The watchdog system can be automatically enabled, following power-on or external reset, via a
mask option (see Section 1.2), or it can be enabled by software by writing a ‘1’ to the WDOG bit in
the miscellaneous register at $000C (see Section 10.1.2). Once enabled, the watchdog system
cannot be disabled by software (writing a ‘zero’ to the WDOG bit has no effect at any time). In
addition, the WDOG bit acts as a reset mechanism for the watchdog counter. Writing a ‘1’ to this
bit clears the counter to its initial value and prevents a watchdog timeout.
WDOG — Watchdog enable/disable
The WDOG bit can be used to enable the watchdog timer previously disabled by a mask option.
Following a watchdog reset the state of the WDOG bit is as defined by the mask option specified.
1 (set)
–
Watchdog enabled and counter cleared.
0 (clear) –
The watchdog cannot be disabled by software; writing a zero to this
bit has no effect.
The divide-by-7 watchdog counter will generate a main reset of the chip when it reaches its final
state; seven clocks are necessary to bring the watchdog counter from its clear state to its final
state. This reset appears after time tDOG since the last clear or since the enable of the watchdog
counter system. The watchdog counter, therefore, has to be cleared periodically, by software, with
a period less than tDOG.
The reset generated by the watchdog system is apparent at the RESET pin (see Figure 10-3). The
RESET pin level is re-entered in the control logic, and when it has been maintained at level ‘zero’
for a minimum of tDOGL, the RESET pin is released.
Figure 10-3 Watchdog system block diagram
÷ 256
(Bit 7 of free
fosc/2
fosc/32
Main CPU
÷ 7 watchdog
counter
WDOG bit
Control logic
Latch
Reset
Schmitt
Input
protection
trigger
pin
Power-on
S
R
clock
÷ 4
prescaler
running counter)
136



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com