Electronic Components Datasheet Search
  English  ▼

X  

HC05 Datasheet(PDF) 143 Page - Motorola, Inc

Part # HC05
Description  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 Datasheet(HTML) 143 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 139Page - Motorola, Inc HC05 Datasheet HTML 140Page - Motorola, Inc HC05 Datasheet HTML 141Page - Motorola, Inc HC05 Datasheet HTML 142Page - Motorola, Inc HC05 Datasheet HTML 143Page - Motorola, Inc HC05 Datasheet HTML 144Page - Motorola, Inc HC05 Datasheet HTML 145Page - Motorola, Inc HC05 Datasheet HTML 146Page - Motorola, Inc HC05 Datasheet HTML 147Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 232 page
background image
MC68HC05X16
Rev. 1
MOTOROLA
10-9
RESETS AND INTERRUPTS
10
10.2.1
Interrupt priorities
Each potential interrupt source is assigned a priority level, which means that if more than one
interrupt is pending at the same time, the processor will service the one with the highest priority
first. For example, if both an external interrupt and a timer interrupt are pending after an instruction
execution, the external interrupt is serviced first.
Table 10-2 shows the relative priority of all the possible interrupt sources. Figure 10-4 shows the
interrupt processing flow.
10.2.2
Nonmaskable software interrupt (SWI)
The software interrupt (SWI) is an executable instruction and a nonmaskable interrupt: it is
executed regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupts enabled), SWI
is executed after interrupts that were pending when the SWI was fetched, but before interrupts
generated after the SWI was fetched. The SWI interrupt service routine address is specified by the
contents of memory locations $3FFC and $3FFD.
10.2.3
Maskable hardware interrupts
If the interrupt mask bit in the CCR is set, all maskable interrupts (internal and external) are
masked. Clearing the I-bit allows interrupt processing to occur.
Note:
The internal interrupt latch is cleared in the first part of the interrupt service routine;
therefore, one external interrupt pulse could be latched and serviced as soon as the I-bit
is cleared.
Table 10-2 Interrupt priorities
Source
Register
Flags
Vector address Priority
Reset
—
—
$3FFE, $3FFF
highest
Software interrupt (SWI)
—
—
$3FFC, $3FFD
External interrupt (IRQ) or WOI
—
—
$3FFA, $3FFB
Timer input captures
TSR
ICF1, ICF2
$3FF8, $3FF9
Timer output compares
TSR
OCF1, OCF2
$3FF6, $3FF7
Timer overflow
TSR
TOF
$3FF4, $3FF5
Serial communications
interface (SCI)
SCSR
TDRE, TC,
OR, RDRF,
IDLE
$3FF2, $3FF3
MCAN
CINT
WIF,OIF,EIF,
TIF, RIF
$3FF0, $3FF1
lowest
141



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com