| Electronic Components Datasheet Search |
|
AD9173 Datasheet(PDF) 123 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9173 Datasheet(HTML) 123 Page - Analog Devices |
|
123 / 144 page ![]() Data Sheet AD9173 REGISTER DETAILS analog.com Rev. C | 123 of 144 Table 60. Register Details Addr. Name Bits Bit Name Settings Description Reset Access 1 Checksum is correct. 0x473 INIT_LANE_SYNC 7 ILS7 Initial lane synchronization status for Lane 7. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 6 ILS6 Initial lane synchronization status for Lane 6. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 5 ILS5 Initial lane synchronization status for Lane 5. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 4 ILS4 Initial lane synchronization status for Lane 4. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 3 ILS3 Initial lane synchronization status for Lane 3. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 2 ILS2 Initial lane synchronization status for Lane 2. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 1 ILS1 Initial lane synchronization status for Lane 1. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 0 ILS0 Initial lane synchronization status for Lane 0. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 0x475 CTRLREG0 [7:4] RESERVED Reserved. 0x0 R/W 3 SOFTRST QBD soft reset. Active high synchronous reset. Resets all hardware to power-on state. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R/W 2 FORCESYNCREQ Command from application to assert a synchronization request. Active high. This control is paged by the LINK_PAGE control in Register 0x300. 0x0 R/W 1 RESERVED Reserved. 0x0 R 0 REPL_FRM_ENA When this level input is set, it enables the replacement of frames received in error. This control 0x1 R/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |