Electronic Components Datasheet Search
  English  ▼

X  

AD9559PCBZ Datasheet(PDF) 33 Page - Analog Devices

Part # AD9559PCBZ
Description  Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9559PCBZ Datasheet(HTML) 33 Page - Analog Devices

Back Button AD9559PCBZ Datasheet HTML 29Page - Analog Devices AD9559PCBZ Datasheet HTML 30Page - Analog Devices AD9559PCBZ Datasheet HTML 31Page - Analog Devices AD9559PCBZ Datasheet HTML 32Page - Analog Devices AD9559PCBZ Datasheet HTML 33Page - Analog Devices AD9559PCBZ Datasheet HTML 34Page - Analog Devices AD9559PCBZ Datasheet HTML 35Page - Analog Devices AD9559PCBZ Datasheet HTML 36Page - Analog Devices AD9559PCBZ Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 120 page
background image
Data Sheet
AD9559
Rev. 0 | Page 33 of 120
The AD9559 evaluation software includes a frequency planning
wizard that configures the profile parameters, based on the
input and output frequencies.
REFERENCE SWITCHOVER
An attractive feature of the AD9559 is its versatile reference
switchover capability. The flexibility of the reference switchover
functionality resides in a sophisticated prioritization algorithm
that is coupled with register-based controls. This scheme provides
the user with maximum control over the state machine that
handles reference switchover.
The main reference switchover control resides in the user mode
registers in the PLL_0/PLL_1 operational controls registers. The
reference switching mode bits (Bits[4:2] in Register 0x0A22 for
DPLL_0 and Register 0x0A42 for DPLL_1) allow the user to
select one of the five operating modes of the reference
switchover state machine, as follows:
•
Automatic revertive mode
•
Automatic nonrevertive mode
•
Manual with automatic fallback mode
•
Manual with automatic holdover mode
•
Full manual mode without holdover
In the automatic modes, a fully automatic priority-based algorithm
selects the active reference. When programmed for an automatic
mode, the device chooses the highest priority valid reference.
When two or more references have the same priority, REFA has
preference over REFB, and so on in alphabetical order. However,
the reference position is used only as a tiebreaker and does not
initiate a reference switch.
The following list gives an overview of the five operating modes:
•
Automatic revertive mode. The device selects the highest
priority valid reference and switches to a higher priority
reference if it becomes available, even if the reference in use
is still valid. In this mode, the user reference is ignored.
•
Automatic nonrevertive mode. The device stays with the
currently selected reference as long as it is valid, even if
a higher priority reference becomes available. The user
reference is ignored in this mode.
•
Manual with automatic fallback mode. The device uses the
user reference for as long as it is valid. If it becomes invalid,
the reference input with the highest priority is chosen in
accordance with the priority-based algorithm.
•
Manual with automatic holdover mode. The user reference
is the active reference until it becomes invalid. At that
point, the device automatically goes into holdover.
•
Full manual mode without holdover. The user reference is
the active reference, regardless of whether or not it is valid.
The user also has the option to force the device directly into
holdover or free run operation via the user holdover and user
free run bits. In free run mode, the free run frequency tuning
word register defines the free run output frequency. In holdover
mode, the output frequency depends on the holdover control
settings (see the Holdover section).
Phase Build-Out Reference Switching
The AD9559 supports phase build-out reference switching,
which is the term given to a reference switchover that
completely masks any phase difference between the previous
reference and the new reference. That is, there is virtually no
phase change detectable at the output when a phase build-out
switchover occurs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com