| Electronic Components Datasheet Search |
|
AD9559PCBZ Datasheet(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9559PCBZ Datasheet(HTML) 22 Page - Analog Devices |
|
22 / 120 page ![]() AD9559 Data Sheet Rev. 0 | Page 22 of 120 –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 –60 1k 10 100 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) INTEGRATED RMS JITTER (12kHz TO 20MHz): 373fs PHASE NOISE (dBc/Hz): 10Hz –60 100Hz –85 1kHz –104 10kHz –113 100kHz –114 1MHz –132 10MHz –142 FLOOR –153 Figure 10. Absolute Phase Noise (Output Driver = HSTL), fR = 19.44 MHz, fOUT = 644.53 MHz, DPLL Loop BW = 10 Hz, fSYS = 19.2 MHz TCXO –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 –60 FREQUENCY OFFSET (Hz) 1k 10 100 10k 100k 1M 10M 100M INTEGRATED RMS JITTER (12kHz TO 20MHz): 383fs PHASE NOISE (dBc/Hz): 10Hz –60 100Hz –85 1kHz –104 10kHz –112 100kHz –114 1MHz –132 10MHz –141 FLOOR –153 Figure 11. Absolute Phase Noise (Output Driver = HSTL), fR = 19.44 MHz, fOUT = 693.482991 MHz, DPLL Loop BW = 10 Hz, fSYS = 19.2 MHz TCXO –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 –60 FREQUENCY OFFSET (Hz) 1k 10 100 10k 100k 1M 10M 100M INTEGRATED RMS JITTER (12kHz TO 20MHz): 392fs PHASE NOISE (dBc/Hz): OFFSET LEVEL 10Hz –66 100Hz –91 1kHz –110 10kHz –119 100kHz –121 1MHz –136 10MHz –146 FLOOR –156 Figure 12. Absolute Phase Noise (Output Driver = HSTL), fR = 19.44 MHz, fOUT = 312.5 MHz, DPLL Loop BW = 0.1 Hz, fSYS = 19.2 MHz TCXO –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 –60 FREQUENCY OFFSET (Hz) 1k 10 100 10k 100k 1M 10M 100M INTEGRATED RMS JITTER (12kHz TO 20MHz): 378fs PHASE NOISE (dBc/Hz): OFFSET LEVEL 10Hz –74 100Hz –97 1kHz –116 10kHz –125 100kHz –127 1MHz –143 10MHz –153 FLOOR –158 Figure 13. Absolute Phase Noise (Output Driver = 3.3 V CMOS), fR = 19.44 MHz, fOUT =161.1328125 MHz, DPLL Loop BW = 10 Hz, fSYS = 19.2 MHz TCXO –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 –60 FREQUENCY OFFSET (Hz) 1k 10 100 10k 100k 1M 10M 100M INTEGRATED RMS JITTER (12kHz TO 20MHz): 418fs PHASE NOISE (dBc/Hz): OFFSET LEVEL 10Hz –71 100Hz –96 1kHz –122 10kHz –132 100kHz –134 1MHz –149 10MHz –157 FLOOR –161 Figure 14. Absolute Phase Noise (Output Driver = 1.8V CMOS), fR = 2 kHz, fOUT = 70.656 MHz, DPLL Loop BW = 10 Hz, fSYS = 19.2 MHz TCXO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |