Electronic Components Datasheet Search
  English  ▼

X  

AD6684 Datasheet(PDF) 62 Page - Analog Devices

Part # AD6684
Description  135 MHz Quad IF Receiver
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6684 Datasheet(HTML) 62 Page - Analog Devices

Back Button AD6684 Datasheet HTML 58Page - Analog Devices AD6684 Datasheet HTML 59Page - Analog Devices AD6684 Datasheet HTML 60Page - Analog Devices AD6684 Datasheet HTML 61Page - Analog Devices AD6684 Datasheet HTML 62Page - Analog Devices AD6684 Datasheet HTML 63Page - Analog Devices AD6684 Datasheet HTML 64Page - Analog Devices AD6684 Datasheet HTML 65Page - Analog Devices AD6684 Datasheet HTML 66Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 107 page
background image
AD6684
Data Sheet
Rev. 0 | Page 62 of 107
Example 1: ADC with DDC Option (Two ADCs Plus Two
DDCs in Each Pair)
The chip application mode is DDC mode (seeFigure 99) with
the following characteristics:
Chip application mode = two DDC mode (see Figure 99)
Two 14-bit converters at 500 MSPS
Two DDC application layer mode with complex outputs (I/Q)
Chip decimation ratio = 4
DDC decimation ratio = 4 (see Table 33)
The JESD204B output configuration is as follows:
Virtual converters required = 4 (see Table 33)
Output sample rate (fOUT) = 500/4 = 125 MSPS
N΄ = 16 bits
N = 16 bits
L = 1, M = 4, and F = 8 (quick configuration = 0x13)
CS = 0 to 1
K = 32
Output serial line rate = 5 Gbps per lane (L = 1) or
2.5 Gbps per lane (L = 2)
For L = 1, set Bits[7:4] to 0x1 in Register 0x056E. For L = 2, set
Bits[7:4] to 0x5 in Register 0x056E.
Example 1 shows the flexibility in the digital and lane
configurations for the AD6684. The sample rate is 500 MSPS,
but the outputs are all combined in either one or two lanes,
depending on the I/O speed capability of the receiving device.
NCO
+
MIXER
(OPTIONAL)
DDC 1
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 2
Q CONVERTER 3
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 0
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 0
Q CONVERTER 1
L
JESD204B
LANES
AT UP TO
15Gbps
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 1
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 2
Q CONVERTER 3
I
Q
NCO
+
MIXER
(OPTIONAL)
DDC 0
SYSREF±
REAL/I
REAL/Q
REAL/I
CONVERTER 0
Q CONVERTER 1
I
Q
L
JESD204B
LANES
AT UP TO
15Gbps
ADC
SAMPLING
AT
fS
REAL/I
ADC
SAMPLING
AT
fS
REAL/Q
ADC
SAMPLING
AT
fS
REAL/I
ADC
SAMPLING
AT
fS
REAL/Q
SYNCHRONIZATION
CONTROL CIRCUITS
SYSREF
Figure 99. Two ADC + Four DDC Mode in Each Pair



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com